A level shifter circuit for shifting from a first voltage level technology (such as 0.9 volt) to a second level voltage technology (such as 3.3 volt) with increased switching speed. The increased speed is achieved by adding a boost circuit to the pull-up transistors to boost the switching speed and shut itself down after the transition. The level shifter circuit does not require intermediate level transistors or intermediate level voltage sources.