Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Shin Ho Chu0
Date of Patent
October 20, 2009
Patent Application Number
11811863
Date Filed
June 11, 2007
Patent Primary Examiner
Patent abstract
A deep power down mode control circuit is provided. The deep power down mode control circuit includes a deep power down signal generator for outputting a deep power down signal in response to a burst command signal and a clock enable signal, and a deep power down delay controller for delaying the deep power down signal for a predetermined delay time, and outputting the delayed signal.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
