A multi-celled chip. The chip includes a plurality of hexagonal cells arranged in an array. A plurality of interconnects including Y's connect the cells in clusters of three cells each, so that each of the cells is interconnected.
Edits on 22 Jul, 2023
"Remove website redirecting to Patent Public Search front page"
US Patent 07622779 Interconnection architecture and method of assessing interconnection architectureUS Patent 7622779 Interconnection architecture and method of assessing interconnection architecture