Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Date of Patent
February 2, 2010
Patent Application Number
11221507
Date Filed
September 8, 2005
Patent Primary Examiner
Patent abstract
Sidewall spacers on the gate of a MOS device are formed from stressed material so as to provide strain in the channel region of the MOS device that enhances carrier mobility. In a particular embodiment, the MOS device is in a CMOS cell that includes a second MOS device. The first MOS device has sidewall spacers having a first (e.g., tensile) type of residual mechanical stress, and the second MOS device has sidewall spacers having a second (e.g., compressive) type of residual mechanical stress. Thus, carrier mobility is enhanced in both the PMOS portion and in the NMOS portion of the CMOS cell.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
