US Patent 7656726 Memory with improved BIST

An integrated circuit device includes an embedded memory having a plurality of memory macros and a built-in-self-test (BIST) circuit coupled to the plurality of memory macros for simultaneous operation of the memory macros, wherein the BIST circuit is configured to select from the memory macros' data outputs an individual memory macro's data output for analysis while the memory macros are operated simultaneously.