Log in
Enquire now
‌

US Patent 7730230 Floating frame timing circuits for network devices

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent
0

Patent attributes

Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
0
Patent Number
77302300
Patent Inventor Names
Raghu Kondapalli0
Date of Patent
June 1, 2010
0
Patent Application Number
120020290
Date Filed
December 14, 2007
0
Patent Citations Received
‌
US Patent 11907010 Multi-clock synchronization in power grids
0
Patent Primary Examiner
‌
Alan Chen
0
Patent abstract

Apparatus having corresponding methods and computer programs comprise a plurality of interfaces to pass control frames; a memory to store configuration information; a select circuit to select one of the interfaces according to the configuration information; and a timing circuit to determine a time of passage of each control frame passing through the selected one of the interfaces.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 7730230 Floating frame timing circuits for network devices

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us