Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Josef Willer0
Klaus-Dieter Ufert0
Date of Patent
June 22, 2010
Patent Application Number
12028513
Date Filed
February 8, 2008
Patent Citations Received
Patent Primary Examiner
Patent abstract
An integrated circuit including a memory cell and a method of manufacturing the integrated circuit are described. The memory cell includes a buried gate select transistor and a resistive memory element coupled to the buried gate select transistor. The resistive memory element stores information based on a resistivity of the resistive memory element.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
