US Patent 7821277 Parallel test fixture for mixed signal integrated circuits
All edits
The present invention provides a parallel test fixture for mixed signal integrated circuits (ICs). The fixture includes a multi-layer printed circuit board (PCB). The fixture includes: a test area, which is disposed on a central area of the multi-layer PCB and includes several test regions for a plurality of mixed signal ICs; an analog signal ground layer, which is operationally connected with the analog signals of the mixed signal ICs in the test area; and a digital signal ground layer, which is operationally connected with the digital signals of the mixed signal ICs in the test area. Thereby, when a plurality of mixed signal ICs are parallel tested, not only the problem due to cross-talk could be solved but also the numbers of the layers of the multi-layer PCB could be reduced effectively.
US Patent 07821277 Parallel test fixture for mixed signal integrated circuits US Patent 7821277 Parallel test fixture for mixed signal integrated circuits
US Patent 07821277 Parallel test fixture for mixed signal integrated circuits
Find more entities like US Patent 7821277 Parallel test fixture for mixed signal integrated circuits
