US Patent 7834674 Delay circuit and delay locked loop circuit including the same

A delay circuit includes a delay line unit including a plurality of delay units configured to generate a plurality of delay input clocks by delaying an input clock by a unit delay amount in response to at least one delay control signal; and a signal selection unit configured to selectively output at least one of the plurality of delay input clocks in response to the delay control signal.