Patent attributes
A double network physical isolation circuit includes a north bridge chip, a bus switch circuit, a first memory, and a second memory. The bus switch circuit includes a first and a second bus switch chip. The first and second memories are connected to different networks. The north bridge chip is connected to the first and second memory. When the bus switch circuit receives a high level signal, the first input pin of the first bus switch chip is in electrical communication with the first output pin of the first bus switch chip, and the first memory is activated. The second memory is grounded through the second bus switch chip. When the bus switch circuit receives a low level signal, the second input pin is in electrical communication with the second output pin of the first bus switch chip, and the second memory is activated. The first memory is grounded through the second bus switch chip.
