Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Nobuhiro Tsuboi0
Date of Patent
March 1, 2011
0Patent Application Number
113290270
Date Filed
January 11, 2006
0Patent Primary Examiner
Patent abstract
In the cache circuit, an instruction cache hit counter counts the number of cache hits, and an instruction memory access counter counts the number of times of instruction access. An instruction cache hit rate computation/entry disabling control circuit computes the ratio of the cache hit count to the instruction access count (cache hit rate). If the cache hit rate exceeds an instruction cache entry disabling threshold, an instruction cache control circuit disables contents of instruction cache memory.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.