Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Naoya Tokiwa0
Masanobu Shirakawa0
Date of Patent
March 22, 2011
0Patent Application Number
123503980
Date Filed
January 8, 2009
0Patent Primary Examiner
Patent abstract
A non-volatile semiconductor memory device includes: a memory cell array having electrically rewritable and non-volatile memory cells arranged; a data register circuit configured to hold write data to be written into the memory cell array; and an address decode circuit configured to decode a write address signal and control the write data-loading in the data register circuit, the address decode circuit being settable in such a multiple selection mode that the same write data is loaded in multiple registers in the data register circuit in correspondence to multiple addresses.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.