Patent 7996622 was granted and assigned to Nvidia on August, 2011 by the United States Patent and Trademark Office.
In the event of a cache miss, data is written from main memory to the cache. To select a cache line to write the data to, cache lines in the cache that are not referenced during a certain interval are identified. One of the identified cache lines is selected and the data can be written to that cache line.