US Patent 8005092 Two-dimensional pipelined scheduling technique
Patent 8005092 was granted and assigned to Juniper Networks on August, 2011 by the United States Patent and Trademark Office.
All edits
A scheduler allowing high-speed scheduling scalable with the number of input and output ports of a crosspoint switch and suppressed unfairness among inputs is disclosed. The scheduler includes an M×M matrix of scheduling modules, each of which schedules packet forwarding connections from a corresponding input group of input ports to selected ones of a corresponding output group of output ports based on reservation information. A diagonal modulo pattern is used to determine a set of M scheduling modules to avoid coming into collision with each other. Each determined scheduling module performs reservation of packet forwarding connections based on current reservation information and transfers updated reservation information in row and column directions of the M×M matrix.
US Patent 08005092 Two-dimensional pipelined scheduling technique US Patent 8005092 Two-dimensional pipelined scheduling technique
US Patent 08005092 Two-dimensional pipelined scheduling technique
Find more entities like US Patent 8005092 Two-dimensional pipelined scheduling technique
