US Patent 8010754 Memory micro-tiling
Patent 8010754 was granted and assigned to Intel on August, 2011 by the United States Patent and Trademark Office.
All edits
Edits on 28 Nov, 2023
Golden AI
Edits made to:
Article (+386 characters)
Article
Patent abstract
According to one embodiment, a memory controller is disclosed. The memory controller includes assignment logic and a transaction assembler. The assignment logic receives a request to access a memory channel. The transaction assembler combines the request into one or more additional requests to access two or more independently addressable subchannels within the channel.
Edits on 18 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 08010754 Memory micro-tiling US Patent 8010754 Memory micro-tiling
Infobox
Patent Number
0801075400
Patent Number
801075400
Edits on 22 Mar, 2023
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
080107540
Date of Patent
August 30, 2011
0Patent Application Number
126905510
Date Filed
January 20, 2010
0Patent Primary Examiner
Edits on 28 Sep, 2022
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
080107540
Date of Patent
August 30, 2011
0Patent Application Number
126905510
Date Filed
January 20, 2010
0Patent Primary Examiner
Edits on 8 Dec, 2021
Golden AI
Edits made to:
Infobox (+8 properties)
US Patent 08010754 Memory micro-tiling
Infobox
Is a
Current assignee
Patent jurisdiction
Patent number
08010754
Date of patent
August 30, 2011
Patent application number
12690551
Date Filed
January 20, 2010
Patent primary examiner
Find more entities like US Patent 8010754 Memory micro-tiling
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
