Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
James Doubler0
Jin Zhang0
Michael Hammer0
Date of Patent
March 20, 2012
0Patent Application Number
130838890
Date Filed
April 11, 2011
0Patent Citations Received
Patent Primary Examiner
Patent abstract
In one embodiment, a programmable logic device (PLD) includes a programmable fabric and hard logic coupled to the programmable fabric. The hard logic includes a timing measurement circuit adapted to measure latency of a data path between first and second points in the programmable logic device, such as the latency of a data path through a link interface configured within the programmable fabric.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
