Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
August 21, 2012
Patent Application Number
12949427
Date Filed
November 18, 2010
Patent Citations Received
Patent Primary Examiner
Patent abstract
A system and method are provided for frequency lock detection using a digital phase error. A lock detection module accepts a digital phase error (pherr) message proportional to an error in phase between a reference clock and a (synthesizer clock*Nf). Also accepted is a unitless frequency error tolerance value (Δf). The lock detection module periodically supplies a lock detect signal, indicating whether the synthesizer clock frequency is within the frequency error tolerance value of the reference clock frequency.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
