US Patent 8356152 Initiative wear leveling for non-volatile memory
Patent 8356152 was granted and assigned to Intel on January, 2013 by the United States Patent and Trademark Office.
All edits
A method and apparatus for initiative wear leveling for non-volatile memory. An embodiment of a method includes counting erase cycles for each of a set of multiple memory blocks of a non-volatile memory, the counting of erase cycles for each memory block including incrementing a first count for a physical block address of the memory block, and if the memory block is not a spare memory block, incrementing a second count for a logical block address of the memory block. The method also includes determining whether the non-volatile memory has uneven wear of memory blocks based at least in part on the counting of the erase cycles of the plurality of memory blocks.
US Patent 08356152 Initiative wear leveling for non-volatile memory US Patent 8356152 Initiative wear leveling for non-volatile memory
US Patent 08356152 Initiative wear leveling for non-volatile memory
Find more entities like US Patent 8356152 Initiative wear leveling for non-volatile memory
