US Patent 8759899 Integration of 3D stacked IC device with peripheral circuits

US Patent 12086410 Ferroelectric memory chiplet in a multi-dimensional packaging with I/O switch embedded in a substrate or interposer

US Patent 11836102 Low latency and high bandwidth artificial intelligence processor

US Patent 11844223 Ferroelectric memory chiplet as unified memory in a multi-dimensional packaging

US Patent 11841757 Method and apparatus for cycle-by-cycle clock gating of ferroelectric or paraelectric logic and CMOS based logic

US Patent 12001266 Method and apparatus for managing power of ferroelectric or paraelectric logic and CMOS based logic

US Patent 12019492 Method and apparatus for managing power in a multi-dimensional packaging

US Patent 12026034 Method and apparatus for heuristic-based power gating of non-CMOS logic and CMOS based logic

US Patent 12079475 Ferroelectric memory chiplet in a multi-dimensional packaging