US Patent 8787097 Circuit design technique for DQS enable/disable calibration

Patent 8787097 was granted and assigned to Altera on July, 2014 by the United States Patent and Trademark Office.

Overview Structured Data Issues Contributors Activity

Is a

Patent

Patent attributes

Current Assignee

Altera

Patent Jurisdiction

United States Patent and Trademark Office

Patent Number

87870970

Patent Inventor Names

Sean Shau-Tu Lu0

Yan Chong0

Chiakang Sung0

Joseph Huang0

Pradeep Nagarajan0

Date of Patent

July 22, 2014

Patent Application Number

132501550

Date Filed

September 30, 2011

Patent Citations Received

‌

US Patent 11978497 DDR SDRAM signal calibration device and method

‌

US Patent 11681352 Standby current reduction in memory devices

Patent Primary Examiner

‌

Vibol Tan

No article content yet.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 8787097 Circuit design technique for DQS enable/disable calibration

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API