US Patent 8914568 Hybrid memory architectures

Patent 8914568 was granted and assigned to Intel on December, 2014 by the United States Patent and Trademark Office.

Overview Structured Data Issues Contributors Activity

Is a

Patent

Patent attributes

Current Assignee

Intel

Patent Jurisdiction

United States Patent and Trademark Office

Patent Number

8914568

Patent Inventor Names

Erik W. Peter0

Kumar K. Chinnaswamy0

Randy B. Osborne0

Date of Patent

December 16, 2014

Patent Application Number

12646719

Date Filed

December 23, 2009

Patent Citations Received

‌

US Patent 12135645 Nonvolatile physical memory with DRAM cache

‌

US Patent 11714752 Nonvolatile physical memory with DRAM cache

‌

US Patent 11836099 Memory system with cached memory module operations

Patent Primary Examiner

‌

Pierre-Michel Bataille

No article content yet.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 8914568 Hybrid memory architectures

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API