Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Tomohiko Otose0
Masamichi Shimoda0
Date of Patent
January 20, 2015
0Patent Application Number
122643770
Date Filed
November 4, 2008
0Patent Citations Received
Patent Primary Examiner
Patent abstract
A device, in which circuit size is small and operation is stable, comprises a plurality of serially connected unit registers (shift registers) in which transfer is controlled by any of three or more clock signals each having a different phase, and a setting signal which determines shift direction; and a selection circuit (switch array) which can select at least one clock signal from the three or more clock signals in accordance with the setting signal; wherein the unit registers are put in a reset state by one clock signal selected by the selection circuit, corresponding to each of the unit registers
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.