Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Roy E. Scheuerlein0
Date of Patent
June 23, 2015
0Patent Application Number
133236950
Date Filed
December 12, 2011
0Patent Citations Received
Patent Primary Examiner
Patent abstract
A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Bit lines to which the memory elements of all planes are connected are oriented vertically from the substrate and through the plurality of planes.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.