Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Everardo Torres Flores0
Stephen H. S. Tang0
Hernan A. Castro0
Date of Patent
June 28, 2016
Patent Application Number
14543708
Date Filed
November 17, 2014
Patent Citations Received
Patent Primary Examiner
Patent abstract
Row and/or column electrode lines for a memory device are staggered such that gaps are formed between terminated lines. Vertical interconnection to central points along adjacent lines that are not terminated are made in the gap, and vertical interconnection through can additionally be made through the gap without contacting the lines of that level.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
