A memory is provided with a write assist circuit that responds to an indication that a write operation on a modeled memory cell is successful by releasing a negative bit line boost.