Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
February 21, 2017
Patent Application Number
14693918
Date Filed
April 23, 2015
Patent Citations Received
Patent Primary Examiner
Patent abstract
According to an embodiment, the invention provides an nFET/pFET pair of finFETs formed on a gate stack. At least one fin extends into a source drain region of each of the FET pair and a carbon doped silicon (Si:C) layer is formed on each such fin. Another aspect of the invention is a process flow to enable dual in-situ doped epitaxy to fill the nFET and pFET source drain with different epi materials while avoiding a ridge in the hard cap on the gate between the pair of finFETS. The gate spacer in both of the pair can be the same thickness. The extension region of both of the pair of finFETs can be activated by a single anneal.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
