A method of CMOS construction may include stacked III-V nanowires and stacked Ge nanowires. The CMOS construction may include a hybrid orientation with surface SOI and a standard substrate.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 9659829 Hybrid orientation vertically stacked III-V and Ge gate-all-around CMOS

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API

US Patent 9659829 Hybrid orientation vertically stacked III-V and Ge gate-all-around CMOS

Contents

Patent attributes

Timeline

Further Resources

References

Find more entities like US Patent 9659829 Hybrid orientation vertically stacked III-V and Ge gate-all-around CMOS