Patent 9667410 was granted and assigned to Renesas Electronics on May, 2017 by the United States Patent and Trademark Office.
In data processing including high-speed cipher calculation for which it is not appropriate to employ a leveling technique, tamper resistance is improved against an attack to a specific position performed by knowing a layout of functional blocks in a semiconductor chip. Examples of the attack include micro-probing, fault injection, and electromagnetic wave analysis.