US Patent 9916131 Techniques and devices for performing arithmetic
All edits
Edits on 7 Dec, 2023
Golden AI
Edits made to:
Article (+339 characters)
Article
Patent abstract
A two-operand adder circuit is provided. The two-operand adder circuit may be configured to receive a bit of a second addend, a carry-in bit, and one or more bits encoding a bit of a first addend, and to provide an output representing a sum of the bit of the first addend, the bit of the second addend, and the carry-in bit.
Edits on 27 Sep, 2023
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Patent Citations Received
Edits on 22 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 09916131 Techniques and devices for performing arithmetic US Patent 9916131 Techniques and devices for performing arithmetic
Infobox
Patent Number
0991613100
Patent Number
991613100
Edits on 4 Apr, 2023
Golden AI
Infobox
Is a
Patent Jurisdiction
Patent Number
099161310
Date of Patent
March 13, 2018
0Patent Application Number
150257700
Date Filed
October 2, 2014
0Patent Primary Examiner
Edits on 25 Sep, 2022
Golden AI
Infobox
Is a
Patent Jurisdiction
Patent Number
099161310
Date of Patent
March 13, 2018
0Patent Application Number
150257700
Date Filed
October 2, 2014
0Patent Primary Examiner
Edits on 19 Jan, 2022
Golden AI
Edits made to:
Infobox (+7 properties)
US Patent 09916131 Techniques and devices for performing arithmetic
Infobox
Is a
Patent jurisdiction
Patent number
09916131
Date of patent
March 13, 2018
Patent application number
15025770
Date Filed
October 2, 2014
Patent primary examiner
Find more entities like US Patent 9916131 Techniques and devices for performing arithmetic
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
