Create a Workspace
Query Tool
Saved Queries
Datasets
Data Requests
Lists
Pipelines
Followed Topics
Invite Members
Workspace Settings
Upgrade Workspace
API Access
Pricing
Help & Support
More
Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Follow
Follow
Refresh Data
Save to List
Hoai V Ho
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 3 Feb, 2023
"prospector:2256:2289988"
Katrina-Kay Pettitt
edited on 3 Feb, 2023
Edits made to:
Infobox
(
-2
properties)
Infobox
Is a
Product
Software
Edits on 22 Dec, 2022
Sergey Beliaev
edited on 22 Dec, 2022
Edits made to:
Infobox
(
+3
/
-1
properties)
Infobox
Is a
Product
Software
Location
Loading...
Creative Work IMDb ID
tt15301830
1
Edits on 12 Aug, 2022
"Edit from table cell"
Екатерина Петровская
edited on 12 Aug, 2022
Edits made to:
Infobox
(
+1
properties)
Infobox
Location
Loading...
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-995
properties)
Infobox
Patent primary examiner of
US Patent 11170825 Data receiving devices, memory devices having the same, and operating methods thereof
US Patent 7092279 Shared bit line memory device and method
US Patent 7092310 Memory array with multiple read ports
US Patent 7095660 Sending signal through integrated circuit during setup time
US Patent 7099208 Semiconductor memory automatically carrying out refresh operation
US Patent 7099228 Semiconductor memory device
US Patent 7102911 Method for improving the read signal in a memory having passive memory elements
US Patent 7102918 MRAM having two write conductors
US Patent 7106618 Method of driving a non-volatile memory
US Patent 7110295 Semiconductor data processing device
US Patent 7116573 Switching element method of driving switching element rewritable logic integrated circuit and memory
US Patent 7116582 Nonvolatile semiconductor memory and method of operating the same
US Patent 7116602 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7120078 Synchronous semiconductor memory
US Patent 7123538 Semiconductor memory device for improving access time in burst mode
US Patent 7130218 Nonvolatile memory with controlled voltage boosting speed
US Patent 7133318 Output driver capable of controlling slew rate of output signal according to operating frequency information or CAS latency information
US Patent 7136296 Static random access memory utilizing gated diode technology
US Patent 7139189 State-retentive mixed register file array
US Patent 7142454 System and method for Y-decoding in a flash memory device
US Patent 7142467 Synchronous semiconductor memory device
US Patent 7142473 Semiconductor device having semiconductor memory with sense amplifier
US Patent 7149102 Semiconductor memory device and control method for semiconductor memory device
US Patent 7149104 Storage and recovery of data based on change in MIS transistor characteristics
US Patent 7154765 Flat-cell read-only memory
US Patent 7154778 Nanocrystal write once read only memory for archival storage
US Patent 7154796 Semiconductor memory device and data read and write method thereof
US Patent 7154798 MRAM arrays and methods for writing and reading magnetic memory devices
US Patent 7158398 Semiconductor memory device having row decoder in which high-voltage-applied portion is located adjacent to low-voltage-applied portion
US Patent 7158413 Semiconductor memory device with MOS transistors, each including a floating gate and a control gate, a control method thereof, and a memory card including the same
US Patent 7158439 Memory and driving method of the same
US Patent 7161828 Asynchronous static random access memory
US Patent 7167387 Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory
US Patent 7170817 Access of two synchronous busses with asynchronous clocks to a synchronous single port ram
US Patent 7173878 Apparatus for driving output signals from DLL circuit
US Patent 7177183 Multiple twin cell non-volatile memory array and logic block structure and method therefor
US Patent 7177196 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
US Patent 7180767 Multi-level memory device and methods for programming and reading the same
US Patent 7184324 Semiconductor memory device having a single input terminal to select a buffer and method of testing the same
US Patent 7184333 Semiconductor memory having a dummy signal line connected to dummy memory cell
US Patent 7184342 Semiconductor memory device having enhanced sense amplifier
US Patent 7184359 System and method for staging concurrent accesses to a memory address location via a single port using a high speed sampling clock
US Patent 7187573 Memory circuit and method of generating the same
US Patent 7187576 Read out scheme for several bits in a single MRAM soft layer
US Patent 7187584 Method of reading multi-level NAND flash memory cell and circuit for the same
US Patent 7187609 Self refresh circuit of PSRAM for real access time measurement and operating method for the same
US Patent 7190606 Test mode control device using nonvolatile ferroelectric memory
US Patent 7190609 Semiconductor memory device with memory cells operated by boosted voltage
US Patent 7193888 Nonvolatile memory circuit based on change in MIS transistor characteristics
US Patent 7193914 Open digit line array architecture for a memory array
US Patent 7196923 Bitcell layout
US Patent 7196925 Memory array with current limiting device for preventing particle induced latch-up
US Patent 7196932 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
US Patent 7200036 Memory including a transfer gate and a storage element
US Patent 7200053 Level shifter for low voltage operation
US Patent 7200059 Semiconductor memory and burn-in test method of semiconductor memory
US Patent 7206245 Methods and apparatus for implementing standby mode in a random access memory
US Patent 7206246 Semiconductor memory device, refresh control method thereof, and test method thereof
US Patent 7209399 Circuit and method of driving bitlines of integrated circuit memory using improved precharge scheme and sense-amplification scheme
US Patent 7212439 NAND flash memory device and method of programming the same
US Patent 7215565 Method for operating a passive matrix-addressable ferroelectric or electret memory device
US Patent 7215567 Ferroelectric memory device
US Patent 7215585 Method and apparatus for synchronizing data from memory arrays
US Patent 7215588 Apparatus for controlling self-refresh period in memory device
US Patent 7221585 Choosing read/write current polarities to reduce errors in a magnetic memory
US Patent 7221593 Non-volatile memory device with erase address register
US Patent 7224598 Programming of programmable resistive memory devices
US Patent 7224623 Memory device having off-chip driver enable circuit and method for reducing delays during read operations
US Patent 7224628 Adaptive algorithm for MRAM manufacturing
US Patent 7227807 Method of configuring memory cell array block, method of addressing the same, semiconductor memory device and memory cell array block
US Patent 7230856 High-speed multiplexer latch
US Patent 7236398 Structure of a split-gate memory cell
US Patent 7236414 Local sense amplifier in memory device
US Patent 7239546 Semiconductor device with a nonvolatile semiconductor memory circuit and a plurality of IO blocks
US Patent 7239560 Synchronous semiconductor memory device having on-die termination circuit and on-die termination method
US Patent 7242600 Circuit and method for subdividing a CAMRAM bank by controlling a virtual ground
US Patent 7242605 Phase-change memory device and method that maintains the resistance of a phase-change material in a reset state within a constant resistance range
US Patent 7242613 Nonvolatile semiconductor memory device
US Patent 7242617 Method of dynamically adjusting operation of a memory chip and apparatus of measuring thickness of an ONO layer of the memory chip
US Patent 7242618 Method for reading non-volatile memory cells
US Patent 7242626 Method and apparatus for low voltage write in a static random access memory
US Patent 7245530 Semiconductor memory device with MOS transistors, each including floating gate and control gate, and memory card including the same
US Patent 7245532 Nonvolatile semiconductor memory device which stores multi-value information
US Patent 7248494 Semiconductor memory device capable of compensating for leakage current
US Patent 7248526 Refresh period generating circuit
US Patent 7248530 Integrated semiconductor memory device
US Patent 7251154 Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US Patent 7251162 Nonvolatile memory with multi-frequency charge pump control
US Patent 7251169 Voltage supply circuit and semiconductor memory
US Patent 7254071 Flash memory devices with trimmed analog voltages
US Patent 7254074 Open digit line array architecture for a memory array
US Patent 7254088 Semiconductor memory
US Patent 7257013 Method for writing data into a memory cell of a conductive bridging random access memory, memory circuit and CBRAM memory circuit
US Patent 7257014 PMC memory circuit and method for storing a datum in a PMC memory circuit
US Patent 7257022 Nanocrystal write once read only memory for archival storage
US Patent 7257025 Method for reading non-volatile memory cells
US Patent 7259978 Semiconductor memory devices and signal line arrangements and related methods
US Patent 7259991 Operation of multiple select gate architecture
US Patent 7262986 Memory system and semiconductor integrated circuit
US Patent 7263002 Nonvolatile semiconductor memory device that achieves speedup in read operation
US Patent 7269044 Method and apparatus for accessing a memory array
US Patent 7269045 Magnetic random access memory with interconnected write lines
US Patent 7272034 Current driven switching of magnetic storage cells utilizing spin transfer and magnetic memories using such cells
US Patent 7272035 Current driven switching of magnetic storage cells utilizing spin transfer and magnetic memories using such cells
US Patent 7272066 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7277310 Open digit line array architecture for a memory array
US Patent 7277315 Multiple power supplies for the driving circuit of local word line driver of DRAM
US Patent 7277345 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7280386 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7280397 Three-dimensional non-volatile SRAM incorporating thin-film device layer
US Patent 7280405 Integrator-based current sensing circuit for reading memory cells
US Patent 7283386 Voltage-controlled magnetization reversal writing type magnetic random access memory device and method of writing and reading information using the same
US Patent 7286379 Content addressable memory (CAM) architecture and method of operating the same
US Patent 7286394 Non-volatile semiconductor memory device allowing concurrent data writing and data reading
US Patent 7286395 Current driven switched magnetic storage cells having improved read and write margins and magnetic memories using such cells
US Patent 7286399 Dedicated redundancy circuits for different operations in a flash memory device
US Patent 7286400 Non-volatile semiconductor memory device with pass/fail detection circuit
US Patent 7286407 Semiconductor device and method for controlling the same
US Patent 7289354 Memory array with a delayed wordline boost
US Patent 7289355 Pre-written volatile memory cell
US Patent 7289374 Circuit and method for adjusting threshold drift over temperature in a CMOS receiver
US Patent 7292478 Non-volatile memory including charge-trapping layer, and operation and fabrication of the same
US Patent 7295466 Use of recovery transistors during write operations to prevent disturbance of unselected cells
US Patent 7298635 Content addressable memory (CAM) cell with single ended write multiplexing
US Patent 7298642 Magnetic resistance memory and method of writing data
US Patent 7298662 Semiconductor device with power down arrangement for reduce power consumption
US Patent 7301797 Method of operating semiconductor integrated circuit including SRAM block and semiconductor integrated circuit including SRAM block
US Patent 7301817 Method for programming of multi-state non-volatile memory using smart verify
US Patent 7301827 Semiconductor memory device
US Patent 7304882 Circuits for driving FRAM
US Patent 7304903 Sense amplifier circuit
US Patent 7304908 SRAM device capable of performing burst operation
US Patent 7310277 Non-volatile semiconductor storage device with specific command enable/disable control signal
US Patent 7313014 Thin film magnetic memory device and semiconductor integrated circuit device including the same as one of circuit blocks
US Patent 7313015 Storage element and memory including a storage layer a magnetization fixed layer and a drive layer
US Patent 7313017 Thin film magnetic memory device conducting read operation by a self-reference method
US Patent 7317640 Nonvolatile memory with erasable parts
US Patent 7317644 Signal timing for I/O
US Patent 7317645 Redundancy repair circuit and a redundancy repair method therefor
US Patent 7321515 Memory device and control method therefor
US Patent 7321517 Semiconductor memory device
US Patent 7321519 Adaptive algorithm for MRAM manufacturing
US Patent 7327630 Memory cell power switching circuit in semiconductor memory device and method for applying memory cell power voltage
US Patent 7333376 Test mode control device using nonvolatile ferroelectric memory
US Patent 7333377 Test mode control device using nonvolatile ferroelectric memory
US Patent 7342825 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
US Patent 7342834 Data storage having injected hot carriers and erasable when selectively exposed to ambient light radiation
US Patent 7345937 Open digit line array architecture for a memory array
US Patent 7349232 6F
US Patent 7349240 Semiconductor memory device having reduced leakage current
US Patent 7352604 Memory and driving method of the same
US Patent 7352620 Non-volatile semiconductor device and method for automatically recovering erase failure in the device
US Patent 7355917 Two-dimensional data memory
US Patent 7359253 Semiconductor memory device with input buffer
US Patent 7359275 Reduced size dual-port SRAM cell
US Patent 7359280 Layout structure for sub word line drivers and method thereof
US Patent 7362627 Method and apparatus for synchronizing data from memory arrays
US Patent 11183227 Electric field switchable magnetic devices
US Patent 11183251 Non-volatile memory device and a read method thereof
US Patent 7366052 Memory device, memory system and method of inputting/outputting data into/from the same
US Patent 7369430 Adaptive algorithm for MRAM manufacturing
US Patent 7369440 Method, circuit and systems for erasing one or more non-volatile memory cells
US Patent 7369453 Multi-port memory device and method of controlling the same
US Patent 7375998 Ferroelectric random access memory circuits for guarding against operation with out-of-range voltages and methods of operating same
US Patent 7376019 Nonvolatile semiconductor memory
US Patent 7379314 Content addressable memory (CAM) architecture
US Patent 7379345 Nonvolatile semiconductor memory device that achieves speedup in read operation
US Patent 7379362 Semiconductor memory device having a hierarchical bit line structure
US Patent 7385872 Method and apparatus for increasing clock frequency and data rate for semiconductor devices
US Patent 7388773 Random access memory with a plurality of symmetrical memory cells
US Patent 7388774 SRAM including bottom gate transistor
US Patent 7394695 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
US Patent 7394697 Nonvolatile semiconductor memory device which stores multi-value information
US Patent 7397691 Static random access memory cell with improved stability
US Patent 7397693 Semiconductor memory device with memory cells operated by boosted voltage
US Patent 7397703 Non-volatile memory with controlled program/erase
US Patent 7400523 8T SRAM cell with higher voltage on the read WL
US Patent 7400527 Bit symbol recognition method and structure for multiple bit storage in non-volatile memories
US Patent 7400545 Storage circuit with efficient sleep mode and method
US Patent 7400547 Semiconductor integrated circuit with power-reducing standby state
US Patent 7403440 Electronic memory apparatus and method for operating an electronic memory apparatus
US Patent 7405976 Nonvolatile semiconductor memory and method for controlling the same
US Patent 7405992 Method and apparatus for communicating command and address signals
US Patent 7408821 Method for error compensation and a memory control device adapted for error compensation
US Patent 7408822 Alignment of memory read data and clocking
US Patent 7408832 Memory control method and apparatuses
US Patent 7411816 Enhanced MRAM reference bit programming structure
US Patent 7411831 Disk processing apparatus with voltage generating circuit having a boost ratio control
US Patent 7411842 Data arrangement control signal generator for use in semiconductor memory device
US Patent 7411855 Semiconductor device with improved power supply arrangement
US Patent 7411856 Semiconductor device with improved power supply arrangement
US Patent 7414876 Nonvolatile ferroelectric memory device having power control function
US Patent 7414880 Magnetoresistive effect element and magnetic memory
US Patent 7414888 Program method and circuit of non-volatile memory
US Patent 7414898 Semiconductor memory device with internal power supply
US Patent 7414916 Using dedicated read output path to reduce unregistered read access time for FPGA embedded memory
US Patent 7417887 Phase change memory device and method of driving word line thereof
US Patent 7417903 Core voltage generator and method for generating core voltage in semiconductor memory device
US Patent 7417915 Multiport memory device
US Patent 7420847 Multi-state memory having data recovery after program fail
US Patent 7420849 Memory device distributed controller system
US Patent 7420860 Semiconductor memory having a dummy signal line connected to dummy memory cell
US Patent 7420861 Semiconductor memory device and data read and write method thereof
US Patent 7420869 Memory device, use thereof and method for synchronizing a data word
US Patent 7423896 Local sense amplifier in memory device
US Patent 7423898 Nonvolatile semiconductor memory device
US Patent 7423900 Methods and apparatus for low power SRAM using evaluation circuit
US Patent 7423903 Single-gate non-volatile memory and operation method thereof
US Patent 7426131 Programmable memory device circuit
US Patent 7426132 Static random access memory device having a high-bandwidth and occupying a small area
US Patent 7426145 Synchronous semiconductor memory device having on-die termination circuit and on-die termination method
US Patent 7430141 Method and apparatus for memory data deskewing
US Patent 7433221 Memory system and semiconductor integrated circuit
US Patent 7433231 Multiple select gates with non-volatile memory cells
US Patent 7433263 Multi-port semiconductor device and method thereof
US Patent 7436693 Phase-change semiconductor memory device and method of programming the same
US Patent 7436696 Read-preferred SRAM cell design
US Patent 7436698 MRAM arrays and methods for writing and reading magnetic memory devices
US Patent 7436703 Active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US Patent 7440319 Apparatus with segmented bitscan for verification of programming
US Patent 7440323 Reducing program disturb in non-volatile memory using multiple boosting modes
US Patent 7440330 Semiconductor memory device
US Patent 7440344 Level shifter for low voltage operation
US Patent 7443706 High-performance memory and related method
US Patent 7443708 Low resistance plate line bus architecture
US Patent 7443714 DRAM including segment read circuit
US Patent 7443729 System that compensates for coupling based on sensing a neighbor using coupling
US Patent 7447055 Multiplexer interface to a nanoscale-crossbar
US Patent 7447057 Semiconductor integrated circuit device with a plurality of memory cells storing data
US Patent 7447082 Method for operating single-poly non-volatile memory device
US Patent 7450409 Content addressable memory (CAM) cell having column-wise conditional data pre-write
US Patent 7450425 Non-volatile memory cell read failure reduction
US Patent 7450436 Device recoverable purge for flash storage device
US Patent 7450440 Circuit for initializing a pipe latch unit in a semiconductor memory device
US Patent 7453715 Reading a phase change memory
US Patent 7453734 Method and apparatus for fast programming of memory
US Patent 7453747 Active compensation for operating point drift in MRAM write operation
US Patent 7453757 Apparatus and method of controlling bank of semiconductor memory
US Patent 7457143 Memory device with shared reference and method
US Patent 7460406 Alternate sensing techniques for non-volatile memories
US Patent 7460416 Voltage supply circuit and semiconductor memory
US Patent 7463509 Magneto-resistive RAM having multi-bit cell array structure
US Patent 7463510 High-bandwidth magnetoresistive random access memory devices
US Patent 7463518 Layout structure for use in flash memory device
US Patent 7463521 Method for non-volatile memory with managed execution of cached data
US Patent 7463526 Programming method for flash memory capable of compensating reduction of read margin between states due to high temperature stress
US Patent 7463542 Temperature sensing device in an integrated circuit
US Patent 7468906 Word driver and decode design methodology in MRAM circuit
US Patent 7468911 Non-volatile memory using multiple boosting modes for reduced program disturb
US Patent 7468914 Semiconductor memory device and data write method thereof
US Patent 7468916 Non-volatile memory having a row driving circuit with shared level shift circuits
US Patent 7468920 Applying adaptive body bias to non-volatile storage
US Patent 7468929 Apparatus for SRAM array power reduction through majority evaluation
US Patent 7471537 Content addressable memories (CAM) having low power dynamic match line sensing circuits therein
US Patent 7471584 Integrated semiconductor memory and method for operating an integrated semiconductor memory
US Patent 7474552 Integrated semiconductor memory device
US Patent 7474553 Device writing to a plurality of rows in a memory matrix simultaneously
US Patent 7474555 Integrated circuit including resistivity changing material element
US Patent 7474562 Method of forming and operating an assisted charge memory device
US Patent 7474569 Two-element magnetic memory cell
US Patent 7474577 Circuit and method for retrieving data stored in semiconductor memory cells
US Patent 7477562 Semiconductor memory device and a refresh clock signal generator thereof
US Patent 7480181 Non-volatile memory with background data latch caching during read operations
US Patent 7486540 Memory device with improved writing capabilities
US Patent 7486546 Multi-state sense amplifier
US Patent 7486562 Semiconductor memory device
US Patent 7486582 Dynamic memory for a cellular terminal
US Patent 7489574 Sensing circuit for memories
US Patent 7489580 Refresh period generating circuit
US Patent 7492634 Method for programming of multi-state non-volatile memory using smart verify
US Patent 7495961 Sense amplifiers including multiple precharge circuits and associated memory devices
US Patent 7495965 Semiconductor memory device
US Patent 7495982 Internal voltage generator
US Patent 7495993 Onboard data storage and method
US Patent 7499306 Phase-change memory device and method that maintains the resistance of a phase-change material in a set state within a constant resistance range
US Patent 7499333 Boost voltage generating circuit and method thereof
US Patent 7499336 Method of programming a nonvolatile memory cell and related memory array
US Patent 7499348 Apparatus for sensing data of semiconductor integrated circuit
US Patent 7499351 Semiconductor memory in which fuse data transfer path in memory macro is branched
US Patent 7499359 Temperature sensor instruction signal generator and semiconductor memory device having the same
US Patent 7499365 Dual port PLD embedded memory block to support read-before-write in one clock cycle
US Patent 7499367 Semiconductor memory device having stacked bank structure
US Patent 7502247 Memory array with a delayed wordline boost
US Patent 7502260 Method for non-volatile memory with background data latch caching during program operations
US Patent 7502271 Semiconductir device and programming method
US Patent 7505316 Data storage having function to protect stored data
US Patent 7505320 Non-volatile memory with background data latch caching during program operations
US Patent 7505342 Memory bus output driver of a multi-bank memory device and method therefor
US Patent 7505359 Integrated semiconductor memory device with clock generation
US Patent 7508697 Self-repairing technique in nano-scale SRAM to reduce parametric failures
US Patent 7508698 Memory array with a delayed wordline boost
US Patent 7508703 Non-volatile memory with boost structures
US Patent 7508706 Nonvolatile semiconductor memory device provided with data register for temporarily holding data in memory array
US Patent 7508710 Operating non-volatile memory with boost structures
US Patent 7508723 Buffered memory device
US Patent 7508730 Semiconductor memory devices having control circuitry to avoid recovering a charge pump when executing consecutive sections of a continuous operation command and methods of operating the same
US Patent 7511996 Flash memory program inhibit scheme
US Patent 7512001 Semiconductor memory device, test system including the same and repair method of semiconductor memory device
US Patent 7512002 Non-volatile memory device and programming, reading and erasing methods thereof
US Patent 7512020 Nonvolatile memory device with load-free wired-OR structure and an associated driving method
US Patent 7512023 Memory and method for improving the reliability of a memory having a used memory region and an unused memory region
US Patent 7512025 Open digit line array architecture for a memory array
US Patent 7515458 Structure and access method for magnetic memory cell and circuit of magnetic memory
US Patent 7515474 Step voltage generator
US Patent 7515481 Memory block erasing in a flash memory device
US Patent 7515482 Pipe latch device of semiconductor memory device
US Patent 7515483 Page buffer flash memory device and programming method using the same
US Patent 7515487 Internal reference voltage generating circuit for reducing standby current and semiconductor memory device including the same
US Patent 7515499 Semiconductor memory device equipped with storage section for storing setting information to set initial operation and function
US Patent 7515501 Memory architecture having local column select lines
US Patent 11189326 Non-destructive mode cache programming in NAND flash memory devices
US Patent 11189357 Programmable memory device
US Patent 11190169 Latch circuit, memory device and method
US Patent 7518908 EEPROM array and method for operation thereof
US Patent 7518909 Non-volatile memory device adapted to reduce coupling effect between storage elements and related methods
US Patent 7518927 Non-volatile semiconductor memory device and method for recovering data in non-volatile semiconductor memory device
US Patent 7518929 Nonvolatile semiconductor memory device for writing multivalued data
US Patent 7518947 Self-timed memory having common timing control circuit and method therefor
US Patent 7522443 Flat-cell read-only memory structure
US Patent 7522460 Apparatus for controlling column selecting signal of semiconductor memory apparatus and method of controlling the same
US Patent 7522462 Sense amplifier and semiconductor memory device with the same
US Patent 7525837 Magnetoresistive effect element and magnetic memory
US Patent 7525844 Semiconductor memory device with MOS transistors each having floating gate and control gate and method of controlling the same
US Patent 7525858 Semiconductor memory device having local sense amplifier
US Patent 7529123 Method of operating a multi-terminal electronic device
US Patent 7529131 Nonvolatile semiconductor memory, method for reading out thereof, and memory card
US Patent 7532538 Tri-state output driver arranging method and memory device using the same
US Patent 7535782 Sense amplifier circuit and method for a DRAM
US Patent 7539069 Semiconductor memory device
US Patent 7539071 Semiconductor device with a relief processing portion
US Patent 7542331 Planar SRAM including segment read circuit
US Patent 7542332 Stacked SRAM including segment read circuit
US Patent 7542351 Integrated circuit featuring a non-volatile memory with charge/discharge ramp rate control and method therefor
US Patent 7542352 Bit line precharge circuit
US Patent 7542363 Semiconductor memory device enhancing reliability in data reading
US Patent 7545663 Semiconductor storage device
US Patent 7545671 Static random access memory cell with improved stability
US Patent 7545675 Reading non-volatile storage with efficient setup
US Patent 7545697 Semiconductor device in which a memory array is refreshed based on an address signal
US Patent 7548463 Nonvolatile semiconductor memory device and method of operating the same which stably perform erase operation
US Patent 7548465 Low current consumption semiconductor memory device
US Patent 7548482 Memory device for early stabilizing power level after deep power down mode exit
US Patent 7550798 CMOS image sensor and method for manufacturing the same
US Patent 7551470 Non volatile memory RAD-hard (NVM-rh) system
US Patent 7551474 DRAM including a reduced storage capacitor
US Patent 7551479 Setting fail bit verification circuit with different reference fail numbers and a non-volatile semiconductor memory device including the same
US Patent 7551488 Semiconductor nonvolatile memory trimming technique for output characteristic control and redundancy repair
US Patent 7551490 Flash memory device and method of reading data from flash memory device
US Patent 7551495 Semiconductor memory device with a data output circuit configured to output stored data during a first type of read operation and configured to output at least one data pattern during a second type of read operation and methods thereof
US Patent 7551496 Signal generator
US Patent 7551499 Semiconductor memory device capable of performing low-frequency test operation and method for testing the same
US Patent 7554840 Semiconductor device and fabrication thereof
US Patent 7554863 Voltage control circuit and semiconductor device having the voltage control circuit
US Patent 7554870 DRAM with reduced power consumption
US Patent 7554878 Synchronous memory device
US Patent 7558097 Memory having bit line with resistor(s) between memory cells
US Patent 7558100 Phase change memory devices including memory cells having different phase change materials and related methods and systems
US Patent 7558109 Nonvolatile memory with variable read threshold
US Patent 7558128 Semiconductor memory device having a voltage boosting circuit
US Patent 7558136 Internally asymmetric methods and circuits for evaluating static memory cell dynamic stability
US Patent 7558142 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7561456 Memory array including programmable poly fuses
US Patent 7561462 Circuit and method for a high speed dynamic RAM
US Patent 7561465 Methods and systems for recovering data in a nonvolatile memory array
US Patent 7561475 Flash memory controller
US Patent 7564712 Flash memory device and writing method thereof
US Patent 7564713 Semiconductor integrated circuit device wherein during data write a potential transferred to each bit line is changed in accordance with program order of program data
US Patent 7564716 Memory device with retained indicator of read reference level
US Patent 7564728 Semiconductor memory device and its driving method
US Patent 7564729 Differential and hierarchical sensing for memory circuits
US Patent 7564739 Storage cell design evaluation circuit including a wordline timing and cell access detection circuit
US Patent 7567468 Selective discharging memory circuit with reduced power consumption
US Patent 7567472 Memory block testing
US Patent 7567475 Memory architecture
US Patent 7570511 Semiconductor memory device having a three-dimensional cell array structure
US Patent 7570519 Method and system for program pulse generation during programming of nonvolatile electronic devices
US Patent 7570521 Low power flash memory devices
US Patent 7570527 Static random-access memory having reduced bit line precharge voltage and method of operating the same
US Patent 7573756 Sense amplifiers and semiconductor memory devices for reducing power consumption and methods for operating the same
US Patent 7573757 Semiconductor memory device
US Patent 7573759 Method for detecting data strobe signal
US Patent 7573761 Integrated electrical module with regular and redundant elements
US Patent 7573762 One time programmable element system in an integrated circuit
US Patent 7573768 Low voltage semiconductor memory device
US Patent 7577017 High-bandwidth magnetoresistive random access memory devices and methods of operation thereof
US Patent 7577025 Semiconductor memory device comprising floating body memory cells and related methods of operation
US Patent 7577051 SRAM including reduced swing amplifiers
US Patent 7580277 Memory device including a programmable resistance element
US Patent 7580300 Data output circuit of semiconductor memory apparatus
US Patent 7580302 Parallel threshold voltage margin search for MLC memory application
US Patent 7580308 Semiconductor memory device and refresh method for the same
US Patent 7583557 Multi-port memory device with serial input/output interface and control method thereof
US Patent 7583559 Two transistor wordline decoder output driver
US Patent 7586783 Block status storage unit of flash memory device
US Patent 7586788 Nonvolatile semiconductor memory having voltage adjusting circuit
US Patent 7586792 System and method for providing drain avalanche hot carrier programming for non-volatile memory applications
US Patent 7586797 Data output circuit of synchronous memory device
US Patent 7586798 Write circuit of memory device
US Patent 7586804 Memory core, memory device including a memory core, and method thereof testing a memory core
US Patent 7589993 Semiconductor memory device with memory cells operated by boosted voltage
US Patent 7593251 Memory cell comprising a molecular transistor, device comprising a plurality of such cells and method for using same
US Patent 7593264 Method and apparatus for programming nonvolatile memory
US Patent 7593276 Semiconductor memory device
US Patent 7593282 Memory core with single contacts and semiconductor memory device having the same
US Patent 7596025 Semiconductor memory device and method of controlling semiconductor memory device
US Patent 7596026 Program method of non-volatile memory device
US Patent 7596030 Method for improving memory device cycling endurance by providing additional pulse
US Patent 7599207 Semiconductor memory device
US Patent 7599214 Semiconductor memory device
US Patent 7599219 Flash memory devices that support incremental step-pulse programming using nonuniform verify time intervals
US Patent 7599223 Non-volatile memory with linear estimation of initial programming voltage
US Patent 7602629 Content addressable memory
US Patent 7602643 Non-volatile memory devices capable of reading data during multi-sector erase operation, and data read methods thereof
US Patent 7602647 System that compensates for coupling based on sensing a neighbor using coupling
US Patent 7602660 Redundancy circuit semiconductor memory device
US Patent 7606069 Bit-symbol recognition method and structure for multiple-bit storage in non-volatile memories
US Patent 7606078 Method for programming of memory cells, in particular of the flash type, and corresponding programming architecture
US Patent 7606102 Memory address repair without enable fuses
US Patent 7606108 Access collision within a multiport memory
US Patent 7609557 Non-volatile memory cell read failure reduction
US Patent 7609584 Latency control circuit and method thereof and an auto-precharge control circuit and method thereof
US Patent 7613025 Dram cell design with folded digitline architecture and angled active areas
US Patent 7613030 Semiconductor memory device and method for operating the same
US Patent 7613032 Semiconductor memory device and control method thereof
US Patent 7613041 Methods for operating semiconductor device and semiconductor memory device
US Patent 7613048 Nonvolatile semiconductor memory device and nonvolatile memory system
US Patent 7613051 Interleaving charge pumps for programmable memories
US Patent 7613062 Semiconductor memory device in which data is stored in nonvolatile state, by using semiconductor elements of metal oxide semiconductor (MOS) structure
US Patent 7613069 Address latch circuit of semiconductor memory device
US Patent 7616493 Non-volatile semiconductor memory device
US Patent 7616505 Complete word line look ahead with efficient data latch assignment in non-volatile memory read operations
US Patent 7616506 Systems for complete word line look ahead with efficient data latch assignment in non-volatile memory read operations
US Patent 7616513 Memory device, current sense amplifier, and method of operating the same
US Patent 7619911 Semiconductor integrated circuit device
US Patent 7619929 Bias circuits and method for enhanced reliability of flash memory device
US Patent 7623372 Nonvolatile semiconductor memory for storing multivalued data
US Patent 7623374 Non-volatile memory devices and methods of programming the same
US Patent 7623383 Three-level non-volatile semiconductor memory devices with lower and upper bit lines sharing a voltage control block
US Patent 7623392 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7623396 Method and apparatus for power reduction on a processor bus
US Patent 7623406 Accessing semiconductor memory device according to an address and additional access information
US Patent 7626843 Dynamic random access memory and method for accessing same
US Patent 7626845 Voltage programming switch for one-time-programmable (OTP) memories
US Patent 7626848 DRAM including a tunable gain amp as a local sense amp
US Patent 7626850 Systems and devices for implementing sub-threshold memory devices
US Patent 7626856 Magnetic recording element
US Patent 7626873 Semiconductor memory apparatus, semiconductor integrated circuit having the same, and method of outputting data in semiconductor memory apparatus
US Patent 7626878 Active bit line charge keeper
US Patent 7630247 MIS-transistor-based nonvolatile memory
US Patent 7630258 Decoder based set associative repair cache systems and methods
US Patent 7630264 Memory device and testing with write completion detection
US Patent 7630270 Dual mode SRAM architecture for voltage scaling and power management
US Patent 7633788 Variable resistive memory wordline switch
US Patent 7633791 Read-write circuit for short bit line DRAM
US Patent 7633806 Memory device with a nonvolatile memory array
US Patent 7633812 Starting program voltage shift with cycling of non-volatile memory
US Patent 7633833 Semiconductor memory device
US Patent 7636265 Flash memory device capable of reduced programming time
US Patent 7636268 Integrated circuit with improved static noise margin
US Patent 7639528 Nanocrystal write once read only memory for archival storage
US Patent 7639547 Semiconductor memory device for independently controlling internal supply voltages and method of using the same
US Patent 7639555 Test circuit device for semiconductor memory apparatus
US Patent 7639559 Semiconductor memory device
US Patent 7643327 Driving a memory matrix of resistance hysteresis elements
US Patent 7643332 MRAM cell using multiple axes magnetization and method of operation
US Patent 7643353 Content addressable memory having programmable interconnect structure
US Patent 7643358 Non volatile semiconductor memory device
US Patent 7646658 Memory device with delay tracking for improved timing margin
US Patent 7646660 Semiconductor memory, system, and operating method of semiconductor memory
US Patent 7649760 Semiconductor memory device having dummy sense amplifiers and methods of utilizing the same
US Patent 7649781 Bit cell reference device and methods thereof
US Patent 7649792 Sense amplifier
US Patent 7649797 Self-refresh control circuit and semiconductor memory device including the same
US Patent 7649800 Logic circuit and word-driver circuit
US Patent 7652924 Data processing circuit for contactless IC card
US Patent 7656707 Systems and methods for discrete channel decoding of LDPC codes for flash memory
US Patent 7656711 Semiconductor memory system including a plurality of semiconductor memory devices
US Patent 7656716 Regular expression search engine
US Patent 7656720 Power-off apparatus, systems, and methods
US Patent 7656722 Semiconductor memory apparatus including synchronous delay circuit unit
US Patent 7656742 Circuit and method for sampling valid command using extended valid address window in double pumped address scheme memory device
US Patent 7656745 Circuit, system and method for controlling read latency
US Patent 7660140 Content addresable memory having selectively interconnected counter circuits
US Patent 7660141 Layout structures and methods of fabricating layout structures
US Patent 7660183 Low power memory device
US Patent 7660184 Semiconductor memory for disconnecting a bit line from a sense amplifier in a standby period and memory system including the semiconductor memory
US Patent 7663918 Nonvolatile memory device and method of programming/reading the same
US Patent 7663932 Nonvolatile semiconductor memory device
US Patent 7663936 Memory circuit and semiconductor device including the memory circuit, the memory circuit including selectors for selecting a data holding circuit
US Patent 7663939 Voltage stabilizer memory module
US Patent 7663949 Memory row architecture having memory row redundancy repair function
US Patent 7663965 Memory with clock-controlled memory access and method of operating the same
US Patent 7667993 Dual-ported and-type match-line circuit for content-addressable memories
US Patent 7667999 Method to program a memory cell comprising a carbon nanotube fabric and a steering element
US Patent 7668000 Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US Patent 7668013 Method for erasing a flash memory cell or an array of such cells having improved erase coupling ratio
US Patent 7668022 Integrated circuit for clock generation for memory devices
US Patent 7668029 Memory having sense time of variable duration
US Patent 7668037 Storage array including a local clock buffer with programmable timing
US Patent 7672155 Resistive memory devices including selected reference memory cells
US Patent 7672159 Method of operating multi-level cell
US Patent 7672160 3-level non-volatile semiconductor memory devices and related methods
US Patent 7672164 Semiconductor integrated circuit device with a stacked gate including a floating gate and a control gate
US Patent 7672178 Dynamic adaptive read return of DRAM data
US Patent 7675768 Low power carbon nanotube memory
US Patent 7675771 Capacitor-less DRAM circuit and method of operating the same
US Patent 7675777 Non-volatile semiconductor memory device using adjacent bit lines for data transmission and method of driving the same
US Patent 7675781 Memory device, method for operating a memory device, and apparatus for use with a memory device
US Patent 7675783 Nonvolatile memory device and driving method thereof
US Patent 7675791 Synchronous memory device
US Patent 7675802 Dual voltage flash memory card
US Patent 7675803 Memory circuit system having semiconductor devices and a memory
US Patent 7675806 Low voltage memory device and method thereof
US Patent 7679961 Programming and/or erasing a memory device in response to its program and/or erase history
US Patent 7679971 Dual port PLD embedded memory block to support read-before-write in one clock cycle
US Patent 7679974 Memory device having selectively decoupleable memory portions and method thereof
US Patent 7679975 Semiconductor memory devices having redundancy arrays
US Patent 7679981 Semiconductor device
US Patent 7681628 Dynamic control of back gate bias in a FinFET SRAM cell
US Patent 7684230 Semiconductor memory device with a memory cell power supply circuit
US Patent 7684244 High density non-volatile memory array
US Patent 7684253 Flash memory device having a function for reducing data input error and method of inputting the data in the same
US Patent 7684254 Flash memory device and method of erasing memory cell block in the same
US Patent 7684256 Flash memory device and program method
US Patent 7688611 CAM asynchronous search-line switching
US Patent 7688614 Nonvolatile semiconductor memory device
US Patent 7688639 CMOS-compatible non-volatile memory cell with lateral inter-poly programming layer
US Patent 7688645 Output circuit for a semiconductor memory device and data output method
US Patent 7688649 Semiconductor memory device with debounced write control signal
US Patent 7688650 Write control method for a memory array configured with multiple memory subarrays
US Patent 7688651 Methods and devices for regulating the timing of control signals in integrated circuit memory devices
US Patent 7688668 Controlling power supply to memory cells
US Patent 7688670 Semiconductor device with improved power supply control for a plurality of memory arrays
US Patent 7692976 Memory device with control circuit for regulating power supply voltage
US Patent 7692982 Semiconductor memory apparatus with write training function
US Patent 7692992 Semiconductor storage device in which inactive word line potential is set
US Patent 7692999 Nonvolatile memory and semiconductor device including nonvolatile memory
US Patent 7693001 SRAM split write control for a delay element
US Patent 7697315 Memory system and semiconductor integrated circuit
US Patent 7697316 Multi-level cell resistance random access memory with metal oxides
US Patent 7697318 Semiconductor memory device
US Patent 7697356 Method of testing semiconductor apparatus
US Patent 7701764 Apparatus and method for reduced peak power consumption during common operation of multi-NAND flash memory devices
US Patent 7701765 Non-volatile multilevel memory cell programming
US Patent 7701772 Methods and circuits for generating a high voltage and related semiconductor memory devices
US Patent 7701774 Voltage regulator for a bit line of a semiconductor memory cell
US Patent 7701775 Flash memory device utilizing multi-page program method
US Patent 7701780 Non-volatile memory cell healing
US Patent 7701784 Semiconductor memory device which includes memory cell having charge accumulation layer and control gate
US Patent 7701790 Semiconductor memory device including reset control circuit
US Patent 7701791 Low read current architecture for memory
US Patent 7701792 Sensing margin varying circuit and method thereof
US Patent 7701800 Multi-port memory device with serial input/output interface
US Patent 7706166 Semiconductor memory device comprising memory element programming circuits having different programming threshold power supply voltages
US Patent 7706167 Resistance change memory device
US Patent 7706173 Memory macro composed of a plurality of memory cells
US Patent 7706186 Controlling a semiconductor device
US Patent 7706188 Flash memory program inhibit scheme
US Patent 7706195 Strobe signal controlling circuit
US Patent 7706210 Semiconductor memory device including delay locked loop and method for driving the same
US Patent 7710755 DRAM architecture
US Patent 7710762 Device for protecting SRAM data
US Patent 7710779 Nonvolatile semiconductor memory, method for reading out thereof, and memory card
US Patent 7710784 Method of reading the bits of nitride read-only memory cell
US Patent 7710786 NAND flash memory programming
US Patent 7710794 Semiconductor memory device
US Patent 7710799 Circuit for generating data strobe in DDR memory device, and method therefor
US Patent 7710801 Circuitry and method for an at-speed scan test
US Patent 7710805 Maintenance of amplified signals using high-voltage-threshold transistors
US Patent 7710806 Memory device and method for improving speed at which data is read from non-volatile memory
US Patent 7710811 RAM with trim capacitors
US Patent 7715225 Memory cell using spin induced switching effects
US Patent 7715245 Pipe latch device of semiconductor memory device
US Patent 7715251 Memory access strobe configuration system and process
US Patent 7715259 Word line driving circuit and method of testing a word line using the word line driving circuit
US Patent 7715267 Driving method and driving circuit and low power memory using the same
US Patent 7715271 Using dedicated read output path to reduce unregistered read access time for a FPGA embedded memory
US Patent 7719875 Resistance change memory device
US Patent 7719894 Method of programming cells of a NAND memory device
US Patent 7719899 Circuits, systems and methods for driving high and low voltages on bit lines in non-volatile memory
US Patent 7719910 Sense amplifier circuit and method for a dram
US Patent 7719915 Semiconductor memory device including a terminal for receiving address signal and data signal
US Patent 7724562 Electrochemical memory with heater
US Patent 7724563 Memory cell array with low resistance common source and high current drivability
US Patent 7724564 Capacitive divider sensing of memory cells
US Patent 7724570 Adaptive programming of memory circuit including writing data in cells of a memory circuit
US Patent 7724571 Methods for adaptive programming of memory circuit including writing data in cells of a memory circuit
US Patent 7724574 Semiconductor memory device and data write and read method thereof
US Patent 7724587 Apparatuses, computer program products and methods for reading data from memory cells
US Patent 7724605 Clock-based data storage device, dual pulse generation device, and data storage device
US Patent 7728384 Magnetic random access memory using single crystal self-aligned diode
US Patent 7729158 Resistance change memory device
US Patent 7729168 Reduced signal level support for memory devices
US Patent 7729178 Non-volatile semiconductor memory device
US Patent 7729196 Apparatus and method for controlling enable time of signal controlling operation of data buses of memory device
US Patent 7733681 Ferroelectric memory with amplification between sub bit-line and main bit-line
US Patent 7733687 WAK devices in SRAM cells for improving VCCMIN
US Patent 7733688 Asymmetrical SRAM cell with 4 double-gate transistors
US Patent 7733694 Nonvolatile semiconductor memory having a floating gate electrode formed within a trench
US Patent 7733695 Non-volatile memory device and method of operation therefor
US Patent 7733697 Programmable NAND memory
US Patent 7733701 Reading non-volatile storage with efficient setup
US Patent 7733713 Non-volatile semiconductor storage device
US Patent 7733728 Non-volatile semiconductor memory device
US Patent 7733731 Control of inputs to a memory device
US Patent 7733737 Semiconductor memory device using bus inversion scheme
US Patent 7738278 Magnetic memory device using magnetic domain motion
US Patent 7738287 Method and system for providing field biased magnetic memory devices
US Patent 7738293 Apparatus and method of memory programming
US Patent 7738297 Method and apparatus for controlling two or more non-volatile memory devices
US Patent 7738305 Read-out circuit for or in a ROM memory; ROM memory and method for reading the ROM memory
US Patent 7738306 Method to improve the write speed for memory products
US Patent 7742324 Systems and devices including local data lines and methods of using, making, and operating the same
US Patent 7742326 8T SRAM cell with higher voltage on the read WL
US Patent 7742334 Nonvolatile semiconductor memory device for writing multivalued data
US Patent 7742336 Trap-charge non-volatile switch connector for programmable logic
US Patent 7746682 SEU hardened latches and memory cells using programmable resistance devices
US Patent 7746683 NOR and NAND memory arrangement of resistive memory elements
US Patent 7746691 Methods and apparatus utilizing predicted coupling effect in the programming of non-volatile memory
US Patent 7746711 Semiconductor device and semiconductor chips outputting a data strobe signal
US Patent 7746715 Erase and read schemes for charge trapping non-volatile memories
US Patent 7751219 Three port content addressable memory
US Patent 7751223 Magnetic memory devices using magnetic domain motion
US Patent 7751226 Reading phase change memories with select devices
US Patent 7751227 Memory device including a programmable resistance element
US Patent 7751229 SRAM memory device with improved write operation and method thereof
US Patent 7751253 Analog sensing of memory cells with a source follower driver in a semiconductor memory device
US Patent 7751260 Memory device having strobe terminals with multiple functions
US Patent 7751265 Semiconductor device including a plurality of memory units and method of testing the same
US Patent 7751269 Coupling device for transmitting data
US Patent 7751272 Semiconductor device and method for selection and de-selection of memory devices interconnected in series
US Patent 7751273 Layout structure of sub-world line driver and forming method thereof
US Patent 7755922 Non-volatile resistance changing for advanced memory applications
US Patent 7755937 Semiconductor device
US Patent 7755942 Memory cell array and semiconductor memory
US Patent 7755943 Unit cell block of EEPROM and semiconductor memory device having the same
US Patent 7755947 Nonvolatile semiconductor memory
US Patent 7755948 Process and temperature tolerant non-volatile memory
US Patent 7755949 Reset circuit for termination of tracking circuits in self timed compiler memories
US Patent 7755951 Data output apparatus, memory system, data output method, and data processing method
US Patent 7760529 Systems and methods for digital transport of paramagnetic particles on magnetic garnet films
US Patent 7760530 Content addressable memory address resolver
US Patent 7760542 Spin-torque memory with unidirectional write scheme
US Patent 7760551 Method of programming nonvolatile memory device
US Patent 7760554 NROM non-volatile memory and mode of operation
US Patent 7760555 Tracking cells for a memory system
US Patent 7760563 Apparatus for sensing data of semiconductor integrated circuit
US Patent 7760576 Systems and methods for low power, high yield memory
US Patent 7760583 Apparatus for controlling column selecting signal for semiconductor memory apparatus and method of controlling the same
US Patent 7764531 Implementing precise resistance measurement for 2D array efuse bit cell using differential sense amplifier, balanced bitlines, and programmable reference resistor
US Patent 7764541 Method and apparatus for hot carrier programmed one time programmable (OTP) memory
US Patent 7764545 Address replacing circuit and semiconductor memory apparatus having the same
US Patent 7764548 Semiconductor memory device which delays refreshment signal for performing self-refreshment
US Patent 7764553 Semiconductor memory device and control method thereof
US Patent 7764554 I/O circuit with phase mixer for slew rate control
US Patent 7764556 Semiconductor storage device including counter noise generator and method of controlling the same
US Patent 7764559 Semiconductor memory device, refresh control method thereof, and test method thereof
US Patent 7764560 Semiconductor memory device and refresh method for the same
US Patent 7764565 Multi-bank block architecture for integrated circuit memory devices having non-shared sense amplifier bands between banks
US Patent 7768825 Gated diode nonvolatile memory structure with diffusion barrier structure
US Patent 7768845 Memory having circuitry to directly change voltages applied to bit lines and word lines in response to transitions between a read operation, first rewrite operation, and second rewrite operation
US Patent 7768862 Memory arrangement
US Patent 7768864 Non-volatile memory device capable of supplying power
US Patent 7768867 Stacked semiconductor device
US Patent 7773405 Magnetic random access memory and operating method of magnetic random access memory
US Patent 7773406 Ferroelectric random access memory circuits for guarding against operation with out-of-range voltages
US Patent 7773419 NOR flash memory device with a serial sensing operation and method of sensing data bits in a NOR flash memory device
US Patent 7773422 3-level non-volatile semiconductor memory device and method of driving the same
US Patent 7773429 Non-volatile memory device and driving method thereof
US Patent 7773449 Apparatus and method of controlling bank of semiconductor memory
US Patent 7778059 Phase change memory device having a uniform set and reset current
US Patent 7778061 Crossbar-memory systems and methods for writing to and reading from crossbar memory junctions of crossbar-memory systems
US Patent 7778062 Resistance change memory device
US Patent 7778064 Accessing a phase change memory
US Patent 7778065 Method and apparatus for implementing concurrent multiple level sensing operation for resistive memory devices
US Patent 7778076 Memory unit
US Patent 7778091 Page buffer, memory device having the page buffer and method of operating the same
US Patent 7782654 Static random access memory device
US Patent 7782661 Boosted gate voltage programming for spin-torque MRAM array
US Patent 7782669 Memory system
US Patent 7782676 Method of operating a nonvolatile memory device
US Patent 7782682 Semiconductor device with circuitry for efficient information exchange
US Patent 7782704 Column decoder and semiconductor memory apparatus using the same
US Patent 7787275 Content addressable memory having programmable combinational logic circuits
US Patent 7787288 Magnetic memory element, magnetic memory having said magnetic memory element, and method for driving magnetic memory
US Patent 7787297 Flash memory device and flash memory system
US Patent 7787299 Semiconductor memory device and erase method in the same
US Patent 7787305 Flash memory devices and programming methods that vary programming conditions in response to a selected step increment
US Patent 7787316 Semiconductor memory device and write control method thereof
US Patent 7787318 Semiconductor memory device having read operation testing function
US Patent 7787320 Sense amplifier
US Patent 7791921 ROM array with shared bit-lines
US Patent 7791931 Current driven memory cells having enhanced current and enhanced current symmetry
US Patent 7791942 Methods of operating nonvolatile memory devices
US Patent 7791946 Semiconductor device and method for controlling a semiconductor device
US Patent 7791953 Fast erasable non-volatile memory
US Patent 7791960 Semiconductor memory device and control signal generating method thereof
US Patent 7791967 Semiconductor memory device and method of testing the same
US Patent 7796430 Non-volatile memory using multiple boosting modes for reduced program disturb
US Patent 7796441 Method of reading configuration data in flash memory device
US Patent 7796461 Semiconductor device having a plurality of memory chips
US Patent 7800947 Multiple select gates with non-volatile memory cells
US Patent 7800965 Digit line equilibration using access devices at the edge of sub-arrays
US Patent 7800974 Adjustable pipeline in a memory circuit
US Patent 7804700 Semiconductor memory device with reduced coupling noise
US Patent 7804711 Methods of operating two-bit non-volatile flash memory cells
US Patent 7804714 System and method for providing an EPROM with different gate oxide thicknesses
US Patent 7804726 Apparatuses and methods for multi-bit programming
US Patent 7804731 Semiconductor memory device and driving method therefor
US Patent 7804735 Dual channel memory architecture having a reduced interface pin requirements using a double data rate scheme for the address/control signals
US Patent 7808825 Non-volatile memory device and method of programming the same
US Patent 7808836 Non-volatile memory with adaptive setting of state voltage levels
US Patent 7808839 Split gate NAND flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing
US Patent 7808843 Integrated circuit and method of operating the same
US Patent 7808850 Semiconductor device and system
US Patent 7808852 Semiconductor memory device and layout method thereof
US Patent 7813155 Content addressable memory (CAM) cell having column-wise conditional data pre-write
US Patent 7813176 Method and system for updating a stored data value in a non-volatile memory
US Patent 7813181 Non-volatile memory and method for sensing with pipelined corrections for neighboring perturbations
US Patent 7813197 Write circuit of memory device
US Patent 7817456 Program lock circuit for a mask programmable anti-fuse memory array
US Patent 7817476 Non-volatile memory and method with shared processing for an aggregate of read/write circuits
US Patent 7817486 Semiconductor storage device
US Patent 7817492 Memory device using SRAM circuit
US Patent 7817493 Semiconductor memory apparatus and method of driving the same
US Patent 7821810 Phase change memory adaptive programming
US Patent 7821819 Semiconductor memory device and its data reading method
US Patent 7821824 Semiconductor integrated circuit having buses with different data transfer rates
US Patent 7821836 Flash memory device and method in which trim information is stored in memory cell array
US Patent 7821844 Content addresable memory having programmable interconnect structure
US Patent 7821847 Circuit and method for controlling slew rate of data output circuit in semiconductor memory device
US Patent 7821854 Semiconductor memory
US Patent 7821863 Voltage supply circuit and semiconductor memory
US Patent 7821865 Nonvolatile memory device using variable resistive elements
US Patent 7821866 Low impedance column multiplexer circuit and method
US Patent 7826242 Content addresable memory having selectively interconnected counter circuits
US Patent 7826252 Read-preferred SRAM cell design
US Patent 7826285 Memory column redundancy scheme
US Patent 7826287 Testing non-volatile memory devices for charge leakage
US Patent 7830696 Ferroelectric semiconductor storage device
US Patent 7830704 Compact magnetic random access memory cell with slotted bit line and method of manufacturing same
US Patent 7830716 Non-volatile memory string module with buffer and method
US Patent 7830719 Power dependent memory access
US Patent 7830731 Circuit for initializing a pipe latch unit in a semiconductor memory device
US Patent 7830734 Asymetric data path position and delays technique enabling high speed access in integrated circuit memory devices
US Patent 7835169 Semiconductor memory device and semiconductor memory system
US Patent 7835171 Semiconductor memory device
US Patent 7835189 High accuracy adaptive programming
US Patent 7835218 Semiconductor integrated circuit including bank selection control block
US Patent 7839679 Nonvolatile semiconductor memory
US Patent 7839683 Semiconductor device
US Patent 7839688 Flash memory device with improved programming operation voltages
US Patent 7839691 Bias circuits and methods for enhanced reliability of flash memory device
US Patent 7839716 Apparatus and systems for VT invariant DDR3 SDRAM write leveling
US Patent 7843717 Semiconductor storage device
US Patent 7843727 Memory device and data reading method
US Patent 7848135 Piezo-driven non-volatile memory cell with hysteretic resistance
US Patent 7848138 Biasing a phase change memory device
US Patent 7848148 One-transistor cell semiconductor on insulator random access memory
US Patent 7848152 Method and system for adaptively finding reference voltages for reading data from a MLC flash memory
US Patent 7848153 High speed memory architecture
US Patent 7848165 Methods of operating phase-change random access memory devices
US Patent 7848166 Circuit and method for a Vdd level memory sense amplifier
US Patent 7848168 Semiconductor memory device having refresh mode and method for driving the same
US Patent 7848179 Output enable signal generating circuit and method
US Patent 7849712 Reading a phase change memory
US Patent 7852652 Match line precharge circuits and methods for content addressable memory (CAM) device
US Patent 7852653 Content addressable memory
US Patent 7852658 Phase change memory cell with constriction structure
US Patent 7852662 Spin-torque MRAM: spin-RAM, array
US Patent 7852665 Memory cell with proportional current self-reference sensing
US Patent 7852669 Division-based sensing and partitioning of electronic memory
US Patent 7852677 Method of using hot-carrier-injection degradation as a programmable fuse/switch
US Patent 7852686 Circuit and method for a sense amplifier with instantaneous pull up/pull down sensing
US Patent 7852687 Low power shift register and semiconductor memory device including the same
US Patent 7852688 Efficient sense command generation
US Patent 7855913 Dynamically configurable MLC state assignment
US Patent 7855921 Erase method and soft programming method of non-volatile memory device
US Patent 7859879 Memory module
US Patent 7859880 Semiconductor memory apparatus
US Patent 7859898 Nonvolatile semiconductor memory device including NAND-type flash memory and the like
US Patent 7859906 Circuit and method to increase read margin in non-volatile memories using a differential sensing circuit
US Patent 7859920 Advanced bit line tracking in high performance memory compilers
US Patent 7859926 Semiconductor memory device
US Patent 7859935 Memory system with low current consumption and method for the same
US Patent 7864555 Production method for semiconductor storage device and semiconductor storage device
US Patent 7864557 Flexible OTP sector protection architecture for flash memories
US Patent 7864564 Magnetic random access memory having improved read disturb suppression and thermal disturbance resistance
US Patent 7864565 Data retention monitor
US Patent 7864566 Phase change memory programming method without reset over-write
US Patent 7864576 Nonvolatile memory cell array architecture for high speed reading
US Patent 7864578 Semiconductor memory repairing a defective bit and semiconductor memory system
US Patent 7864581 Recovery method of NAND flash memory device
US Patent 7864592 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
US Patent 7864598 Dynamic random access memory device suppressing need for voltage-boosting current consumption
US Patent 7864605 Apparatus for removing crosstalk in semiconductor memory device
US Patent 7864613 Thermal code transmission circuit and semiconductor memory device using the same
US Patent 7864624 Semiconductor memory device and method for operating the same
US Patent 7869239 Layout structure of bit line sense amplifiers for a semiconductor memory device
US Patent 7869252 Ferroelectric memory device, method for driving ferroelectric memory device, and electronic equipment
US Patent 7869284 Erasing method for nonvolatile memory
US Patent RE42040 Switching element method of driving switching element rewritable logic integrated circuit and memory
US Patent 7872894 SRAM memory cell protected against current or voltage spikes
US Patent 7872904 Magnetic random access memory
US Patent 7872933 Memory driving method and semiconductor storage device
US Patent 7876590 Content addressable memory having selectively interconnected rows of counter circuits
US Patent 7876595 Magnetic shift register as counter and data storage device
US Patent 7876599 Spatial correlation of reference cells in resistive memory array
US Patent 7876628 Data output circuit
US Patent 7881090 Content addressable memory (CAM) array capable of implementing read or write operations during search operations
US Patent 7881098 Memory with separate read and write paths
US Patent 7881104 Magnetic memory with separate read and write paths
US Patent 7881121 Decoding method in an NROM flash memory array
US Patent 7881124 Method for block writing in a memory
US Patent 7881125 Power reduction in a content addressable memory having programmable interconnect structure
US Patent 7881138 Memory circuit with sense amplifier
US Patent 7881144 Process and temperature invariant power on reset circuit using a bandgap reference and a long delay chain
US Patent 7881147 Clock and control signal generation for high performance memory devices
US Patent 7885109 Memory and method for dissipation caused by current leakage
US Patent 7885113 Method of controlling a program control of a flash memory device
US Patent 7885124 Semiconductor storage device
US Patent 7885132 Semiconductor memory device enhancing reliability in data reading
US Patent 7889538 Three-dimensional memory device
US Patent 7889540 Semiconductor device including memory having nodes connected with continuous diffusion layer but isolated from each other by transistor
US Patent 7889542 Method of addressing digital data
US Patent 7889544 High-speed controller for phase-change memory peripheral device
US Patent 7889558 Nonvolatile semiconductor memory device in which an amount of data to be stored in a memory cell is allocated to every other word line units of one word line
US Patent 7889564 Semiconductor memory device including memory cell array having dynamic memory cell, and sense amplifier thereof
US Patent 7889566 Flash memory device, programming method thereof and memory system including the same
US Patent 7889569 System, method and storage medium for controlling asynchronous updates to a register
US Patent 7889576 Semiconductor storage device
US Patent 7889584 Semiconductor memory device having input first-stage circuit
US Patent 7889586 Circuit and method for retrieving data stored in semiconductor memory cells
US Patent 7894250 Stuck-at defect condition repair for a non-volatile memory cell
US Patent 7894260 Synchronous semiconductor memory device having on-die termination circuit and on-die termination method
US Patent 7894277 Semiconductor device having resistance based memory array, method of reading and writing, and systems associated therewith
US Patent 7894279 Semiconductor storage device comprising reference cell discharge operation load reduction
US Patent 7894296 Multi-port memory devices having clipping circuits therein that inhibit data errors during overlapping write and read operations
US Patent 7898842 Memory for storing a binary state
US Patent 7898854 Semiconductor memory device and method of preliminary data writing to select memory cell transistors
US Patent 7898860 Semiconductor memory device and method of controlling semiconductor memory device
US Patent 7898864 Read operation for memory with compensation for coupling based on write-erase cycles
US Patent 7898871 Flash memory device operating at multiple speeds
US Patent 7898876 Page buffer circuit, nonvolatile memory device including the page buffer circuit, and method of operating the nonvolatile memory device
US Patent 7898887 Sense amplifier with redundancy
US Patent 7898892 Method and system for controlling refresh to avoid memory cell data losses
US Patent 7898893 Multi-layered memory devices
US Patent 7898900 Latency counter, semiconductor memory device including the same, and data processing system
US Patent 7903448 Resistance random access memory having common source line
US Patent 7903454 Integrated circuit, memory cell array, memory module, and method of operating an integrated circuit
US Patent 7903459 Memory devices and methods for determining data of bit layers based on detected error bits
US Patent 7903460 Non-volatile semiconductor memory device
US Patent 7903469 Nonvolatile semiconductor memory, its read method and a memory card
US Patent 7903471 Method for improving memory device cycling endurance by providing additional pulses
US Patent 7903474 Redundant purge for flash storage device
US Patent 7903478 High impedance reference voltage distribution
US Patent 7903480 Integrated circuit, and method for transferring data
US Patent 7903491 Refresh signal generating circuit
US Patent 7903492 Semiconductor device
US Patent 7903495 Selectively controlled memory
US Patent 7903496 Semiconductor memory device
US Patent 7907446 Nonvolatile semiconductor memory device and method of driving the same
US Patent 7907461 Structures and methods of preventing an unintentional state change in a data storage node of a latch
US Patent 7907472 Semiconductor integrated circuit for fetching read data from a DDR-SDRAM operating in synchronization with a clock
US Patent 7911833 Anti-parallel diode structure and method of fabrication
US Patent 7911841 Non-volatile memory device and method for operating the memory device
US Patent 7911844 Non-volatile semiconductor storage device
US Patent 7911854 Semiconductor memory device
US Patent 7911855 Semiconductor device with voltage interconnections
US Patent 7911857 Preamble detection and postamble closure for a memory interface controller
US Patent 7911862 Latency control circuit and method thereof and an auto-precharge control circuit and method thereof
US Patent 7911866 Semiconductor memory for automatic executing refresh operations
US Patent 7911873 Digital delay locked loop implementation for precise control of timing signals
US Patent 7916524 Program method with locally optimized write parameters
US Patent 7916532 Use of recovery transistors during write operations to prevent disturbance of unselected cells
US Patent 7916538 Memory device employing NVRAM and flash memory cells
US Patent 7916539 Differential, level-shifted EEPROM structures
US Patent 7916567 Twin cell architecture for integrated circuit dynamic random access memory (DRAM) devices and those devices incorporating embedded DRAM
US Patent 7916568 Semiconductor memory device changing refresh interval depending on temperature
US Patent 7916570 Low power memory device
US Patent 7920409 SRAM cell with intrinsically high stability and low leakage
US Patent 7920420 Multi bit flash memory device and method of programming the same
US Patent 7920421 Semiconductor memory device provided with memory cells having charge storage layer and control gate
US Patent 7920428 Methods and apparatuses relating to automatic cell threshold voltage measurement
US Patent 7920429 Semiconductor memory device for reducing power consumption
US Patent 7920431 Asynchronous/synchronous interface
US Patent 7920434 Memory sensing method and apparatus
US Patent 7924589 Row redundancy for content addressable memory having programmable interconnect structure
US Patent 7924591 Memory device with shielding plugs adjacent to a dummy word line thereof
US Patent 7924593 Information storage devices and methods of operating the same
US Patent 7924597 Data storage in circuit elements with changed resistance
US Patent 7924602 Method to program a memory cell comprising a carbon nanotube fabric element and a steering element
US Patent 7924609 Spin valve element driving method and spin valve element
US Patent 7924611 Page buffer circuit with reduced size and methods for reading and programming data with the same
US Patent 7924613 Data storage in analog memory cells with protection against programming interruption
US Patent 7924614 Memory and boundary searching method thereof
US Patent 7924645 Refreshing method
US Patent 7924649 Internal source voltage generation circuit and generation method thereof
US Patent 7924651 Semiconductor storage device and resetting method for a semiconductor storage device
US Patent 7929341 Electromechanical switch and method of forming the same
US Patent 7929344 Semiconductor memory device having stacked gate including charge accumulation layer and control gate
US Patent 7929345 Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors
US Patent 7929354 Verified purge for flash storage device
US Patent 7929357 Data output buffer circuit and semiconductor memory device including the same
US Patent 7929364 Semiconductor memory apparatus
US Patent 7933139 One-transistor, one-resistor, one-capacitor phase change memory
US Patent 7933141 Semiconductor memory device
US Patent 7936577 Match line precharge circuits and methods for content addressable memory (CAM) device
US Patent 7936610 Selective refresh of single bit memory cells
US Patent 7936615 Methods for supplying power supply voltages in semiconductor memory devices and semiconductor memory devices using the same
US Patent 7936616 Die thermal sensor suitable for auto self refresh, integrated circuit with the same and method for on die thermal sensor suitable for auto self refresh
US Patent 7936619 Nonvolatile memory, memory system, and method of driving
US Patent 7936629 Table-based reference voltage characterization scheme
US Patent 7940096 Register controlled delay locked loop circuit
US Patent 7940564 Three-dimensional memory device with multi-plane architecture
US Patent 7940571 Memory apparatus and method thereof for operating memory
US Patent 7940577 Semiconductor integrated circuit device minimizing leakage current
US Patent 7940588 Chip testing circuit
US Patent 7940597 Semiconductor memory device and parallel test method of the same
US Patent 7940600 Non-volatile memory with stray magnetic field compensation
US Patent 7944726 Low power termination for memory modules
US Patent 7944730 Write method with voltage line tuning
US Patent 7944754 Non-volatile memory and method with continuous scanning time-domain sensing
US Patent 7944755 Erase verify in memory devices
US Patent 7944758 Non-volatile memory device and method for copy-back thereof
US Patent 7944770 Static random access memory system and control method for static random access memory system
US Patent 7944772 Semiconductor memory device and method for generating output enable signal
US Patent 7948791 Memory array and method of implementing a memory array
US Patent 7948804 Semiconductor memory device and data write method thereof
US Patent 7948813 Non-volatile semiconductor memory device and its reading method
US Patent 7948820 Circuit pre-charge to sense a memory line
US Patent 7952916 Resistance-change memory
US Patent 7961503 Magnetic floating gate memory
US Patent 7961511 Hybrid programming methods and systems for non-volatile memory storage elements
US Patent 7965537 Phase change memory with finite annular conductive path
US Patent 7965552 Non-volatile semiconductor memory device
US Patent 7965554 Selective erase operation for non-volatile storage
US Patent 7965556 Nonvolatile semiconductor memory
US Patent 7965558 Methods and circuits for generating a high voltage and related semiconductor memory devices
US Patent 7965568 Semiconductor integrated circuit device and method of testing same
US Patent 7969778 System that compensates for coupling based on sensing a neighbor using coupling
US Patent 7969782 Determining memory page status
US Patent 7969784 Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells
US Patent 7974117 Non-volatile memory cell with programmable unipolar switching element
US Patent 7974128 Flash memory device capable of reduced programming time
US Patent 7974131 Nonvolatile memory comprising a circuit capable of memory life time recognizing
US Patent 7974136 Method for erasing a flash memory cell or an array of such cells having improved erase coupling ratio
US Patent 7974137 Semiconductor memory device
US Patent 7974145 Semiconductor memory device using bus inversion scheme
US Patent 7978495 Nonvolatile semiconductor storage device and method for operating same
US Patent 7978499 Semiconductor storage device
US Patent 7978500 Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US Patent 7978508 Reduction of drift in phase-change memory via thermally-managed programming
US Patent 7978518 Hierarchical common source line structure in NAND flash memory
US Patent 7978544 Methods for providing a unified view of a domain model to a user
US Patent 7978545 Semiconductor integrated circuit
US Patent 7978546 Memory controller, PCB, computer system and memory adjusting method adjusting a memory output signal characteristic
US Patent 7978554 Semiconductor memory device and method of operating the same
US Patent 7978559 Semiconductor memory device and method of operating the same
US Patent 7983067 Semiconductor memory device with ferroelectric memory
US Patent 7983074 Ferromagnetic nanorings, mediums embodying same including devices and methods related thereto
US Patent 7983084 Three-dimensionally stacked nonvolatile semiconductor memory
US Patent 7983101 Circuit for generating data strobe signal in DDR memory device and method therefor
US Patent 7986563 NAND flash memory programming
US Patent 7986568 Interleaving charge pumps for programmable memories
US Patent 7986576 Digit line equilibration using access devices at the edge of sub-arrays
US Patent 7986581 Semiconductor memory device including reset control circuit
US Patent 7990752 Semiconductor memory
US Patent 7990753 Semiconductor memory device
US Patent 7990755 DRAM including pseudo negative word line
US Patent 7990760 Semiconductor SRAM with alternatively arranged P-well and N-well regions
US Patent 7990772 Memory device having improved programming operation
US Patent 7990781 Write strobe generation for a memory interface controller
US Patent 7990796 Energy efficient memory access technique for single ended bit cells
US Patent 7990800 Circuit and method for controlling DRAM column-command address
US Patent 7995367 Circuit arrangement comprising a non-volatile memory cell and method
US Patent 7995388 Data storage using modified voltages
US Patent 7995391 Multiple select gates with non-volatile memory cells
US Patent 7995393 Flash memory device and system including the same
US Patent 7995397 Power supply tracking single ended sensing scheme for SONOS memories
US Patent 7995410 Leakage and NBTI reduction technique for memory
US Patent 7995413 Memory device that takes leakage currents into account in activating the read amplifiers
US Patent 7995414 Semiconductor memory device, method of operating semiconductor memory device, and memory system
US Patent 8000148 Methods of operating nonvolatile memory devices
US Patent 8000153 Enhanced erase for flash storage device
US Patent 8000158 Semiconductor memory device including repair redundancy memory cell arrays
US Patent 8004874 Multi-terminal resistance device
US Patent 8004903 Semiconductor memory device
US Patent 8004910 Data transfer system
US Patent 8004915 Area-efficient memory built-in-self-test circuitry with advanced debug capabilities for distributed memory blocks
US Patent 8004920 Power saving memory apparatus, systems, and methods
US Patent 8009488 Semiconductor memory device
US Patent 8009491 Memory access strobe configuration system and process
US Patent 8009500 Semiconductor memory device that can stably perform writing and reading without increasing current consumption even with a low power supply voltage
US Patent 8009501 Storage apparatus and power saving method thereof
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009501 Storage apparatus and power saving method thereof
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009500 Semiconductor memory device that can stably perform writing and reading without increasing current consumption even with a low power supply voltage
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8009491 Memory access strobe configuration system and process
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004920 Power saving memory apparatus, systems, and methods
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004915 Area-efficient memory built-in-self-test circuitry with advanced debug capabilities for distributed memory blocks
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004910 Data transfer system
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004903 Semiconductor memory device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8004874 Multi-terminal resistance device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000158 Semiconductor memory device including repair redundancy memory cell arrays
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000153 Enhanced erase for flash storage device
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8000148 Methods of operating nonvolatile memory devices
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995410 Leakage and NBTI reduction technique for memory
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995413 Memory device that takes leakage currents into account in activating the read amplifiers
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995414 Semiconductor memory device, method of operating semiconductor memory device, and memory system
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995391 Multiple select gates with non-volatile memory cells
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7995397 Power supply tracking single ended sensing scheme for SONOS memories
Load more
Find more people like Hoai V Ho
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Create Issue
View Changes
Home
Product
Data Credits
NEW
Datasets
NEW
ChatGPT Plugin
API
CRM Integration
Careers
Blog
Terms of Service
API Documentation
Contact Us
Content Issue