US Patent 10141318 Structure and method for FinFET SRAM

A semiconductor device comprises four SRAM cells in four quadrants of a region of the semiconductor device, wherein the four SRAM cells include FinFET transistors comprising gate features engaging fin active lines, and the fin active lines of the four SRAM cells have reflection symmetry with respect to an imaginary line dividing the four quadrants along a first direction.