The invention comprises a fault-tolerant clock synchronization method with high precision, hardware implementations thereof and the corresponding digital circuits, designed to contain metastability.
Edits on 23 May, 2023
"Remove website redirecting to Patent Public Search front page"