Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Shinichi Miyatake0
Date of Patent
November 19, 2019
Patent Application Number
16137175
Date Filed
September 20, 2018
Patent Citations Received
Patent Primary Examiner
Patent abstract
Memory devices may employ flip-flops with paired transistors in sense amplifying circuitry to sense charges stored in memory cells. Paired transistors may present mismatches in electrical characteristics, which may affect the sensitivity of the sense amplifying circuitry. Embodiments include systems and methods that compensate and/or mitigate mismatches in the electrical characteristics of the paired transistors. To that end, the memory devices may sense the mismatches during a compensation period and pre-compensate the read-out of data lines to improve the sensibility of the sense amplifying circuitry.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.