US Patent 10600808 Ferroelectric memory cell for an integrated circuit

US Patent 12108609 Memory bit-cell with stacked and folded planar capacitors

US Patent 12096638 One transistor and N memory element based memory bit-cell having stacked and folded planar memory elements with and without offset

US Patent 12094511 Write disturb mitigation for column multiplexed non-linear polar material based multi-capacitor bit-cell

US Patent 12087730 Multi-input threshold gate having stacked and folded planar capacitors with and without offset

US Patent 12073082 High capacity memory circuit with low effective latency

US Patent 12002523 Memory circuit, system and method for rapid retrieval of data sets

US Patent 11997853 1TnC memory bit-cell having stacked and folded planar capacitors with lateral offset

US Patent 11978762 Planar capacitors with non-linear polar material staggered on a shared electrode

US Patent 11955153 Multi-element gain memory bit-cell having stacked and folded planar memory elements with and without offset

US Patent 11915768 Memory circuit, system and method for rapid retrieval of data sets

US Patent 11910618 Multi-element ferroelectric gain memory bit-cell having stacked and folded non-planar capacitors

US Patent 11843037 Semiconductor device and method of manufacturing the semiconductor device

US Patent 11844204 Process for preparing a channel region of a thin-film transistor in a 3-dimensional thin-film transistor array

US Patent 11839086 3-dimensional memory string array of thin-film ferroelectric transistors

US Patent 11837268 Multi-element ferroelectric gain memory bit-cell having stacked and folded planar capacitors with lateral offset

US Patent 11792997 Common mode compensation for differential multi-element non-linear polar material based gain memory bit-cell

US Patent 11790972 Writing scheme for multi-element gain ferroelectric memory bit-cell with plate-lines parallel to a bit-line and with individual switches and control on the plate-lines of the bit-cell

US Patent 11769543 Writing scheme for 1TNC ferroelectric memory bit-cell with plate-lines parallel to a bit-line and with individual switches and control on the plate-lines of the bit-cell

US Patent 11770936 Stack of planar capacitors including capacitors with non-linear polar material and linear dielectric for common mode compensation in a memory bit-cell

US Patent 11765887 Capacitor, method of controlling the same, and transistor including the same