US Patent 10796059 Integrated circuit layout generation method and system
Patent 10796059 was granted and assigned to Taiwan Semiconductor Manufacturing Company on October, 2020 by the United States Patent and Trademark Office.
Is a
Current Assignee
Date Filed
March 6, 2019
Date of Patent
October 6, 2020
Patent Applicant
Patent Application Number
16294735
Patent Citations Received
Patent Jurisdiction
Patent Number
Patent Primary Examiner
Find more entities like US Patent 10796059 Integrated circuit layout generation method and system
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
