US Patent 10847523 Stacked memory and ASIC device

Overview Structured Data Issues Contributors Activity

Is a

Patent

Patent attributes

Patent Jurisdiction

United States Patent and Trademark Office

Patent Number

10847523

Date of Patent

November 24, 2020

Patent Application Number

16503375

Date Filed

July 3, 2019

Patent Citations

‌

US Patent 10211218 U-shaped vertical thin-channel memory

Patent Citations Received

‌

US Patent 11861284 Conductor scheme selection and track planning for mixed-diagonal-manhattan routing

‌

US Patent 11637110 Semiconductor device

‌

US Patent 11282568 Semiconductor storage device having a memory unit bonded to a circuit unit and connected to each other by a plurality of bonding metals

‌

US Patent 11515319 Semiconductor memory structure and manufacturing method thereof

Patent Primary Examiner

‌

Niki H Nguyen

No article content yet.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 10847523 Stacked memory and ASIC device

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API