Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Brent Haukness0
Zhichao Lu0
Date of Patent
May 4, 2021
0Patent Application Number
164627210
Date Filed
December 19, 2017
0Patent Citations Received
Patent Primary Examiner
Patent abstract
An RRAM array has one or more source lines and one or more bitlines. A control circuit sets an RRAM cell to a low resistance state in a set operation, and resets the RRAM cell to a high resistance state in a reset operation. A voltage applied to a bitline or source line is ramped during a first time interval, held to a maximum voltage value during a second interval, and ceased after the second time interval.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
