Log in
Enquire now
‌

US Patent 11416778 Method and apparatus for hardware-accelerated machine learning

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent

Patent attributes

Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent Number
11416778
Date of Patent
August 16, 2022
Patent Application Number
17101495
Date Filed
November 23, 2020
Patent Citations
‌
US Patent 10929152 Intelligent data storage and processing using FPGA devices
‌
US Patent 10572824 System and method for low latency multi-functional pipeline with correlation logic and selectively activated/deactivated pipelined data processing engines
‌
US Patent 10622096 Bioinformatics systems, apparatuses, and methods executed on an integrated circuit processing platform
‌
US Patent 10691775 Bioinformatics systems, apparatuses, and methods executed on an integrated circuit processing platform
‌
US Patent 10048179 Determining rock properties
‌
US Patent 10068054 Bioinformatics systems, apparatuses, and methods executed on an integrated circuit processing platform
‌
US Patent 10083276 Bioinformatics systems, apparatuses, and methods executed on an integrated circuit processing platform
‌
US Patent 10210308 Bioinformatics systems, apparatuses, and methods executed on an integrated circuit processing platform
...
Patent Citations Received
‌
US Patent 11803912 Method and apparatus for managing orders in financial markets
Patent Primary Examiner
‌
Farley Abad
CPC Code
‌
G06N 3/0454
‌
G06N 3/08
‌
G06N 3/063
‌
G06F 16/2455
‌
G06F 3/061
‌
G06F 3/0655
‌
G06F 3/06
‌
G06F 3/0683
...

A feature extractor for a convolutional neural network (CNN) is disclosed, wherein the feature extractor is deployed on a member of the group consisting of (1) a reconfigurable logic device, (2) a graphics processing unit (GPU), and (3) a chip multi-processor (CMP). A processing pipeline can be implemented on the member, where the processing pipeline implements a plurality convolution layers for the CNN, wherein each of a plurality of the convolutional layers comprises (1) a convolution stage that convolves first data with second data if activated and (2) a sub-sampling stage that performs a member of the group consisting of (i) a max pooling operation, (ii) an averaging operation, and (iii) a sampling operation on data received thereby if activated. The processing pipeline can be controllable with respect to which of the convolution stages are activated/deactivated and which of the sub-sampling stages are activated/deactivated when processing streaming data through the processing pipeline. The deactivated convolution and sub-sampling stages can remain instantiated within the processing pipeline but act as pass-throughs when deactivated. The processing pipeline performs feature vector extraction on the streaming data using the activated convolution stages and the activated sub-sampling stages.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 11416778 Method and apparatus for hardware-accelerated machine learning

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us