Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Simon Edward Willard0
Tero Tapio Ranta0
Shashi Ketan Samal0
Matt Allison0
Date of Patent
August 16, 2022
Patent Application Number
17325867
Date Filed
May 20, 2021
Patent Citations
...
Patent Citations Received
Patent Primary Examiner
A positive-logic FET switch stack that does not require a negative bias voltage, exhibits high isolation and low insertion/mismatch loss, and may withstand high RF voltages. Embodiments include a FET stack comprising series-coupled positive-logic FETs (i.e., FETs not requiring a negative voltage supply to turn OFF), series-coupled on at least one end by an “end-cap” FET of a type that turns OFF when its V
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
