Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

US Patent 11804845 Multi-modal data-driven clock recovery circuit

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 1 Nov, 2023
"Created via: Entity Importer"
Golden AI profile picture
Golden AI
created this topic on 1 Nov, 2023
Edits made to:
Infobox (+124 properties)
Article (+610 characters)
‌

 US Patent 11804845 Multi-modal data-driven clock recovery circuit

Article

Patent abstract

Multi-mode non-return-to-zero (NRZ) and orthogonal differential vector signaling (ODVS) clock and data recovery circuits having configurable sub-channel multi-input comparator (MIC) circuits for forming a composite phase-error signal from a plurality of data-driven phase-error signals generated using phase detectors in a plurality of receivers configured as ODVS sub-channel MICs generating orthogonal sub-channel outputs in a first mode and a separate first and second data driven phase-error signal from two receivers of a plurality of receivers configured as NRZ receivers in a second mode.

Infobox
Is a
Patent
Patent
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
Patent Number
11804845
Patent Inventor Names
Ali Hormati
Armin Tajalli
Date of Patent
October 31, 2023
Patent Application Number
17689649
Date Filed
March 8, 2022
Patent Citations
‌
US Patent 7102449 Delay stage for oscillator circuit and corresponding applications
‌
US Patent 7127003 Method and apparatus for communicating information using different signaling types
‌
US Patent 7142612 Method and apparatus for multi-level signaling
‌
US Patent 7158441 Semiconductor integrated circuit
‌
US Patent 7167523 Spacial derivative bus encoder and decoder
‌
US Patent 7180949 High-speed chip-to-chip communication interface
‌
US Patent 7184483 Technique for emulating differential signaling
‌
US Patent 7199728 Communication system with low power, DC-balanced serial link
‌
US Patent 7269212 Low-latency equalization in multi-level, multi-line communication systems
‌
US Patent 7336112 False lock protection in a delay-locked loop (DLL)
‌
US Patent 7356213 Transparent switch using optical and electrical proximity communication
‌
US Patent 7358869 Power efficient, high bandwidth communication using multi-signal-differential channels
‌
US Patent 7496130 Method and apparatus for predicting a signalling code corresponding to a code spur
‌
US Patent 7532697 Methods and apparatus for clock and data recovery using a single source
‌
US Patent 7535957 Transmitter circuit, receiver circuit, clock data recovery phase locked loop circuit, data transfer method and data transfer system
‌
US Patent 7616075 Phase locked loop circuit having regulator
‌
US Patent 7633850 Transmitter, receiver, transmitting method, receiving method, and program
‌
US Patent 7650525 SPI-4.2 dynamic implementation without additional phase locked loops
‌
US Patent 7656321 Signaling system
‌
US Patent 7688929 All-digital phase modulator/demodulator using multi-phase clocks and digital PLL
‌
US Patent 7697647 Method and system for switching between two (or more) reference signals for clock synchronization
‌
US Patent 7706456 Methods and apparatus for combining and/or transmitting multiple symbol streams
‌
US Patent 7746764 Orthogonal signal generation using vector spreading and combining
‌
US Patent 7822113 Integrated decision feedback equalizer and clock and data recovery
‌
US Patent 7839229 Voltage-controlled oscillator and communication device using the same
‌
US Patent 7852109 Method and apparatus for supplying a clock to a device under test
‌
US Patent 7860190 Multi-channel timing recovery system
‌
US Patent 7868790 Single ended pseudo differential interconnection circuit and single ended pseudo differential signaling method
‌
US Patent 7869546 Multicode transmission using Walsh Hadamard transform
‌
US Patent 7899653 Matrix modeling of parallel data structures to facilitate data encoding and/or jittery signal generation
‌
US Patent 8055095 Parallel and adaptive signal processing
‌
US Patent 8149906 Data transfer between chips in a multi-chip semiconductor device with an increased data transfer speed
‌
US Patent 8159375 Simplified receiver for use in multi-wire communication
‌
US Patent 8159376 Encoding and decoding techniques for bandwidth-efficient communication
‌
US Patent 8199849 Data transmitting device, data receiving device, data transmitting system, and data transmitting method
‌
US Patent 8199863 Multiple-antenna space multiplexing system using enhancement signal detection and method thereof
‌
US Patent 8218670 Method of space time coding with low papr for multiple antenna communication system of the UWB pulse type
‌
US Patent 8245094 Rank modulation for flash memories
‌
US Patent 8253454 Phase lock loop with phase interpolation by reference clock and method for the same
‌
US Patent 8279745 Orthogonal vector DSL
‌
US Patent 8279976 Signaling with superimposed differential-mode and common-mode signals
‌
US Patent 8284848 Differential data transferring system and method using three level voltages
‌
US Patent 8289914 Signal transmission method and apparatus used in OFDMA wireless communication system
‌
US Patent 8295250 Code interleaving for a structured code
‌
US Patent 8365035 Data modulating device and method thereof
‌
US Patent 8407511 Method and apparatus for generating early or late sampling clocks for CDR data recovery
‌
US Patent 8472513 TX back channel adaptation algorithm
‌
US Patent 8498368 Method and system for optimizing gain changes by identifying modulation type and rate
‌
US Patent 8520493 Device for exchanging data between components of an integrated circuit
‌
US Patent 8539318 Power and pin efficient chip-to-chip communications with common-mode rejection and SSO resilience
‌
US Patent 8577284 Cooperative reception diversity apparatus and method based on signal point rearrangement or superposition modulation in relay system
‌
US Patent 8583072 Multiphase local oscillator generator circuit for a broadband tuner device
‌
US Patent 8588254 Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique
‌
US Patent 8588280 Asymmetric communication on shared links
‌
US Patent 8593305 Efficient processing and detection of balanced codes
‌
US Patent 8620166 Holevo capacity achieving joint detection receiver
‌
US Patent 8644497 Method and apparatus for adding a communication connection to a vectored group
‌
US Patent 8649445 Methods and systems for noise resilient, pin-efficient and low power communications with sparse signaling codes
‌
US Patent 8649476 Adjusting sampling phase in a baud-rate CDR using timing skew
‌
US Patent 8687968 Vector sum phase shifter, optical transceiver, and control circuit
‌
US Patent 8718184 Finite state encoders and decoders for vector signaling codes
‌
US Patent 8731039 Channel tracking in a wireless multiple-input multiple-output (MIMO) communication system
‌
US Patent 8755426 Rank-order equalization
‌
US Patent 8773964 CDMA-based crosstalk cancellation for on-chip global high-speed links
‌
US Patent 8780687 Method and apparatus for vectored data communication
‌
US Patent 8791735 Receiving circuit and control method of receiving circuit
‌
US Patent 8831440 Method and device for generating optical signals
‌
US Patent 8879660 Antipodal demodulation method and antipodal demodulator for non-coherent unitary space-time modulation in MIMO wireless communication
‌
US Patent 8929496 Receiver with enhanced clock and data recovery
‌
US Patent 8938171 Synchronization process in optical frequency division multiplexing transmission systems
‌
US Patent 8949693 Antipodal-mapping-based encoders and decoders
‌
US Patent 8989317 Crossbar switch decoder for vector signaling codes
‌
US Patent 8996740 N-phase polarity output pin mode multiplexer
‌
US Patent 9015566 Power and pin efficient chip-to-chip communications with common-mode rejection and SSO resilience
‌
US Patent 9036764 Clock recovery circuit
‌
US Patent 9059816 Control loop management and differential delay correction for vector signaling code communications links
‌
US Patent 9071476 Methods and systems for high bandwidth chip-to-chip communications interface
‌
US Patent 9077386 Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication
‌
US Patent 9100232 Method for code evaluation using ISI ratio
‌
US Patent 9197470 Data transmission via multi-path channels using orthogonal multi-frequency signals with differential phase shift keying modulation
‌
US Patent 9246713 Vector signaling with reduced receiver complexity
‌
US Patent 9251873 Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications
‌
US Patent 9288082 Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences
‌
US Patent 9288089 Orthogonal differential vector signaling
‌
US Patent 9306621 Transceiver including a high latency communication channel and a low latency communication channel
‌
US Patent 9331962 Methods and systems for time sensitive networks
‌
US Patent 9362974 Methods and systems for high bandwidth chip-to-chip communications interface
‌
US Patent 9363114 Clock-embedded vector signaling codes
‌
US Patent 9374250 Wireline receiver circuitry having collaborative timing recovery
‌
US Patent 9397868 Split-path equalizer and related methods, devices and systems
‌
US Patent 9401828 Methods and systems for low-power and pin-efficient communications with superposition signaling codes
‌
US Patent 9432082 Bus reversable orthogonal differential vector signaling codes
‌
US Patent 9438409 Centering baud-rate CDR sampling phase in a receiver
‌
US Patent 9461862 Orthogonal differential vector signaling codes with embedded clock
‌
US Patent 9479369 Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
‌
US Patent 9509437 Vector signaling code with improved noise margin
‌
US Patent 9520883 Frequency detection circuit and reception circuit
‌
US Patent 9537644 Transmitting multiple differential signals over a reduced number of physical channels
‌
US Patent 9565036 Techniques for adjusting clock signals to compensate for noise
‌
US Patent 9577815 Clock data alignment system for vector signaling code communications link
‌
US Patent 9602111 Delay locked loop (DLL) locked to a programmable phase
‌
US Patent 9634797 Method of transmitting a digital signal for a semi-orthogonal MS-marc system, and a corresponding program product and relay device
‌
US Patent 9667379 Error control coding for orthogonal differential vector signaling
‌
US Patent 9710412 N-factorial voltage mode driver
‌
US Patent 9906358 Lock detector for phase lock loop
‌
US Patent 9960902 Temporal change in data-crossing clock phase difference to resolve meta-stability in a clock and data recovery circuit
‌
US Patent 10055372 Orthogonal differential vector signaling codes with embedded clock
‌
US Patent 10326435 Dynamic control of edge shift for duty cycle correction
‌
US Patent 10574487 Sampler offset calibration during operation
‌
US Patent 10848351 Sampler offset calibration during operation
‌
US Patent 6838951 Frequency synthesizer having VCO bias current compensation
‌
US Patent 6865236 Apparatus, and associated method, for coding and decoding multi-dimensional biorthogonal codes
‌
US Patent 6876317 Method of context based adaptive binary arithmetic decoding with two part symbol decoding
‌
US Patent 6898724 System for latching an output signal generated by comparing complimentary strobe signals and a data signal in response to a comparison of the complimentary strobe signals
‌
US Patent 6954492 Method of differential encoding a precoded multiple modulus encoder
Patent Primary Examiner
‌
Daniel F. McMahon

Find more entities like US Patent 11804845 Multi-modal data-driven clock recovery circuit

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo