Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Rahul Agarwal0
Samuel Naffziger0
Skyler J. Saleh0
Milind S. Bhagavat0
Date of Patent
December 12, 2023
0Patent Application Number
164562870
Date Filed
June 28, 2019
0Patent Citations
Patent Primary Examiner
Patent abstract
A chiplet system includes a central processing unit (CPU) communicably coupled to a first GPU chiplet of a GPU chiplet array. The GPU chiplet array includes the first GPU chiplet communicably coupled to the CPU via a bus and a second GPU chiplet communicably coupled to the first GPU chiplet via a passive crosslink. The passive crosslink is a passive interposer die dedicated for inter-chiplet communications and partitions systems-on-a-chip (SoC) functionality into smaller functional chiplet groupings.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
