US Patent 11954040 Cache memory architecture
Patent 11954040 was granted and assigned to ARM (Asset & Resource Management Holding Company) on April, 2024 by the United States Patent and Trademark Office.
All edits
Edits on 11 Apr, 2024
Golden AI
Edits made to:
Infobox (+13 properties)
Article (+505 characters)
US Patent 11954040 Cache memory architecture
Article
Patent abstract
Various implementations described herein are directed to device. The device may include a first tier having a processor and a first cache memory that are coupled together via control logic to operate as a computing architecture. The device may include a second tier having a second cache memory that is coupled to the first cache memory. Also, the first tier and the second tier may be integrated together with the computing architecture to operate as a stackable cache memory architecture.
Infobox
Is a
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Alejandro Rico Carro0
Douglas Joseph0
Saurabh Pijuskumar Sinha0
Date of Patent
April 9, 2024
0Patent Application Number
169017200
Date Filed
June 15, 2020
0Patent Primary Examiner
Find more entities like US Patent 11954040 Cache memory architecture
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
