Is a
Patent attributes
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Parag Upadhyaya0
Junho Cho0
Kevin Zheng0
Date of Patent
May 14, 2024
0Patent Application Number
168146260
Date Filed
March 10, 2020
0Patent Citations
Patent Primary Examiner
Patent abstract
An example continuous time linear equalizer (CTLE) includes a first inverter; a second inverter having an input to receive an input signal; a capacitor coupled between an input of the first inverter and the input of the second inverter; a resistor coupled between a common-mode voltage and the input of the first inverter; a third inverter having an output to provide an output signal; and a node comprising an output of the first inverter, an output of the second inverter, an input of the third inverter, and the output of the third inverter.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.