US Patent 11984817 Low power inverter-based CTLE
Patent 11984817 was granted and assigned to Xilinx Inc on May, 2024 by the United States Patent and Trademark Office.
All edits
Edits on 15 May, 2024
Golden AI
Edits made to:
Infobox (+25 properties)
Article (+559 characters)
US Patent 11984817 Low power inverter-based CTLE
Article
Patent abstract
An example continuous time linear equalizer (CTLE) includes a first inverter; a second inverter having an input to receive an input signal; a capacitor coupled between an input of the first inverter and the input of the second inverter; a resistor coupled between a common-mode voltage and the input of the first inverter; a third inverter having an output to provide an output signal; and a node comprising an output of the first inverter, an output of the second inverter, an input of the third inverter, and the output of the third inverter.
Infobox
Is a
Patent Applicant
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Junho Cho0
Kevin Zheng0
Parag Upadhyaya0
Date of Patent
May 14, 2024
0Patent Application Number
168146260
Date Filed
March 10, 2020
0Patent Citations
Patent Primary Examiner
Find more entities like US Patent 11984817 Low power inverter-based CTLE
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
