Log in
Enquire now
‌

US Patent 12073881 Techniques for programming multi-level self-selecting memory cell

Patent 12073881 was granted and assigned to Micron Technology on August, 2024 by the United States Patent and Trademark Office.

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent
0

Patent attributes

Patent Applicant
Micron Technology
Micron Technology
0
Current Assignee
Micron Technology
Micron Technology
0
Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
0
Patent Number
120738810
Patent Inventor Names
Mattia Robustelli0
Date of Patent
August 27, 2024
0
Patent Application Number
177355980
Date Filed
May 3, 2022
0
Patent Citations
‌
US Patent 9183929 Systems, methods and devices for programming a multilevel resistive memory cell
0
‌
US Patent 9697913 Ferroelectric memory cell recovery
0
‌
US Patent 9799381 Double-polarity memory read
0
‌
US Patent 9990990 Apparatuses and methods for accessing variable resistance memory device
0
‌
US Patent 10381075 Techniques to access a self-selecting memory device
0
‌
US Patent 10546632 Multi-level self-selecting memory device
0
‌
US Patent 10755781 Techniques for programming multi-level self-selecting memory cell
0
‌
US Patent 11335403 Techniques for programming multi-level self-selecting memory cell
0
...
Patent Primary Examiner
‌
J. H. Hur
0
Patent abstract

Techniques are provided for programming a multi-level self-selecting memory cell that includes a chalcogenide material. To program one or more intermediate memory states to the self-selecting memory cell, a programming pulse sequence that includes two pulses may be used. A first pulse of the programming pulse sequence may have a first polarity and a first magnitude and the second pulse of the programming pulse sequence may have a second polarity different than the first polarity and a second magnitude different than the first magnitude. After applying both pulses in the programming pulse sequence, the self-selecting memory cell may store an intermediate state that represents two bits of data (e.g., a logic ‘01’ or a logic ‘10’).

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 12073881 Techniques for programming multi-level self-selecting memory cell

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us