Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Goetz E. Leonhardt0
Date of Patent
June 27, 2006
0Patent Application Number
112125130
Date Filed
August 24, 2005
0Patent Citations Received
Patent Primary Examiner
Patent abstract
A method to convert a wire layout geometry to a filament topology for determination of chip resistance is provided. The method includes resolving overlap of layout segments of the wire layout geometry and inserting a vertical filament into each of the layout segments. The method further includes connecting vertical filaments using lateral connections and merging connected parallel filaments. The method also includes removing open filaments and modifying the filament structure in a bend region based on relative dimensions of the vertical filaments within the bend region.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
