Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Katsushi Tara0
Kenichi Hidaka0
Tadayoshi Nakatsuka0
Date of Patent
September 12, 2006
0Patent Application Number
108199760
Date Filed
April 8, 2004
0Patent Citations Received
Patent Primary Examiner
Patent abstract
One end of each of five resistors is connected to each of the two ends and the respective intermediate points of a cascade of four depression-type FETs, while the other ends of the five resistors are provided with a predetermined voltage. This configuration fixes the source-drain potential of the four FETs. This fixing of the source-drain potential of the FETs permits stable application of a bias voltage for turning ON the FETs between the gate and the source each FET, so as to ensure the ON-OFF switching of the FETs.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
