US Patent 7120661 Bit exactness support in dual-MAC architecture

Patent 7120661 was granted and assigned to Freescale Semiconductor on October, 2006 by the United States Patent and Trademark Office.

Overview Structured Data Issues Contributors Activity

Is a

Patent

Patent attributes

Current Assignee

Freescale Semiconductor

Patent Jurisdiction

United States Patent and Trademark Office

Patent Number

7120661

Date of Patent

October 10, 2006

Patent Application Number

10447352

Date Filed

May 29, 2003

Patent Primary Examiner

‌

D. H. Malzahn

Patent abstract

An arrangement (200) and method for bit exactness support in dual-MAC architecture by detecting when underflow or overflow conditions will occur, and for operating the dual-MAC arrangement in single-MAC mode for at least one cycle upon such detection.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 7120661 Bit exactness support in dual-MAC architecture

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API