Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Robert Paul Masleid0
Date of Patent
May 15, 2007
0Patent Application Number
111716730
Date Filed
June 30, 2005
0Patent Primary Examiner
Patent abstract
Different patterns of interconnects for connecting wells in a semiconductor device are described. For example, a semiconductor device may include n-wells and p-wells arrayed in rows and columns that lie on a rectilinear grid. Electrically conductive interconnects link at least some of the wells. The interconnects are arranged as a mesh having openings that are substantially rectangular in shape.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
