Patent 7657809 was granted and assigned to Cadence Design Systems on February, 2010 by the United States Patent and Trademark Office.
A method for testing an integrated circuit includes scanning test data from an input and an output pin into a first scan chain during a first state of a clock cycle, and scanning test data from the same input and output pins into a second scan chain during a second state of the clock cycle.